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Boy: Do not try and bend the spoon. That’s impossible. Instead...
only try to realize the truth.
Neo: What truth?
Boy: There is no spoon.
Neo: There is no spoon?
Boy: Then you’ll see, that it is not the spoon that bends, it is only
yourself.
From the movie, The Matrix
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Abstract
In this work, a high density CMOS chip for the bidirectional coupling with electrogenic cells
was designed, fabricated, post-processed and successfully tested using a newly developed
measurement and control system. In addition, a setup for the single cell stimulation with
multi electrode arrays was developed and successfully tested with cortical rat neurons.
The CMOS chip consisted of a 64 x 64 pixel array with on-chip amplifier and output
buffer circuits. A calibration mechanism minimised the output signal mismatch between
the different pixels that either worked in the stimulation or in the recording mode. The
chip provided an overall signal gain of 80mS which was linear for the expected input signal
range of ±5mV. The pixels had a pitch 12.5µm and the entire array could be read out
with a frame rate of 3 kHz.
The design and simulation of the chip was performed at the transistor level for a 0.5µm
CMOS process with three metal layers using standard industry tools. In every pixel a
floating-gate field-effect transistor served as sensor. It was connected with the electrolyte
through a capacitor. The bottom electrode of latter was formed in the third metal layer
with a 4.1 x 4.1µm opening in the final silicon nitride passivation above it. The dielectric
was deposited in a post-process.
Several deposition methods and material systems were tested for the post-process with
a 50 nm atomic layer deposited Al2O3/HfO2 multi-layer system having the best proper-
ties. The electrochemical IV curve showed a leakage of around 35 nA/cm2 which did not
increase significantly until 6V and the dielectric constant of 11.5 was sufficient for first
experiments.After the deposition the chips were bonded and encapsulated inside a silicon
glue package. This was necessary to adapt the chip to an operation in a liquid environment.
A versatile measurement and control system was developed for the chip. Its central con-
trol unit was formed by a high speed sequencer combined with an advanced multitasking-
capable microcontroller. The measurement parameters were sent to the controllers using a
software bundle and then the system performed the required experiment autonomously.
A detailed analysis of the various test structures, the sensor array as well as the amplifier
and buffer circuits was performed. Pixels in the sensor array were selected, calibrated and
read out successfully. Also, the measured data agreed well with the circuit simulations
performed during the design process. Finally, it was shown that the Al2O3/HfO2 multi-
layer was biocompatible and that neural cells grew nicely on the structured surface of the
chip.

Zusammenfassung
In dieser Dissertation wurde ein hochintegrierter CMOS Chip fu¨r die bidirektionale Kopp-
lung mit elektrisch aktiven Zellen entwickelt, hergestellt, nachprozessiert und erfolgreich
mit einem neu entwickelten Messaufbau getestet. Des Weiteren wurde ein Aufbau fu¨r die
Stimulation von einzelnen Zellen mittels Mikroelektrodenarrays entwickelt und erfolgreich
mit kortikalen Rattenneuronen getestet.
Auf dem Chip befanden sich eine 64 x 64 Pixelmatrix, Versta¨rker und Ausgangstreiber.
Durch einen Kalibriermechanismus wurde die Fehlanpassung zwischen den Ausgangssigna-
len der Pixel minimiert. Die Pixel konnten entweder im Aufnahme- oder im Stimulations-
modus betrieben werden, wobei fu¨r den erwarten Eingangsspannungsbereich von ±5mV
die Versta¨rkerschaltung eine konstante Versta¨rkung von 80mS lieferte. Die Pixel hatten
einen Abstand von 12,5µm und die Bildrate fu¨r die gesamte Matrix lag bei 3 kHz.
Der Chip wurde auf der Transistorebene mit industriellen Standardwerkzeugen fu¨r einen
0,5µm CMOS Prozess mit drei Metallebenen entwickelt und simuliert. In jedem Pixel
diente ein “floating gate” Feldeffekttransistor als Sensor, der u¨ber einen Kondensator mit
dem Elektrolyten verbunden war. Letzterer bestand aus einer Elektrode in der dritten
Aluminiumschicht und einer 4,1 x 4,1µm großen O¨ffnung in der obersten Passivierung aus
Siliziumnitrid. Das Dielektrikum wurde in einem Nachprozessierungsschritt auf dem Chip
abgeschieden
Mehrere Abscheidetechniken und Materialsysteme wurden als mo¨gliche Kandidaten fu¨r
die Nachprozessierung untersucht. Am besten geeignet erwies sich ein 50 nm du¨nnes, mittels
“atomic layer deposition” abgeschiedenes Al2O3/HfO2 Mehrschichtensystem. Die elektro-
chemische Strom-Spannungskennlinie zeigte einen Leckstrom von etwa 35 nA/cm2, der bis
zu einer Spannung von 6V konstant blieb. Die gemessene Dielektrizita¨tszahl von 11,5 war
fu¨r erste Experimente hinreichend. Nach der Beschichtung wurden die Chips gebondet und
mit einem Silikonkleber verkapselt.
Ein sehr flexibles Mess- und Steuersystem wurde fu¨r den Chip entwickelt. Die zentra-
le Steuereinheit bestand aus einer schnellen Ablaufsteuerung und einem hochentwickelten
“multitasking“ fa¨higem Mikrokontroller. Nachdem die Messparameter mittels eines Softwa-
repakets aufbereitet und an die Steuerung geschickt worden waren, fu¨hrte das System die
Messung selbststa¨ndig aus.
Die unterschiedlichen Testschaltungen, die Pixelmatrix sowie die Versta¨rker und Aus-
gangstreiber wurden im Detail charakterisiert. Einzelne Pixel konnten erfolgreich in Flu¨s-
sigkeit ausgewa¨hlt, kalibriert und ausgelesen werden. Die Messungen stimmten gut mit den
Simulationen u¨berein. Es konnte des Weiteren gezeigt werden, dass das Al2O3/HfO2 Mehr-
schichtensystem biokompatibel war und das Nervenzellen auf der strukturierten Oberfla¨che
des Chips wachsen konnten.
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1 Introduction
At each moment when sparks occurred, the
muscle was seized with convulsion.
(Luigi Galvani, 1791)
Electricity in general and bioelectricity in particular are two phenomena which were already
known to the ancient Egyptians and Greeks. The electric catfish for example is depicted by
an Egyptian hieroglyph from 4000BC, describing it as a fish that “releases the troops” [1].
Evidently, the fish’s electric shocks, which can exceed an amplitude of 350V [2], forced
the fishermen to release their catch. The Greek philosopher Thales of Miletus was one of
the first to describe electrostatic effects in 600BC [3]. He reported on the attractive force
pulling light particles as chaff to a piece of amber (Greek:elektron) which had previously
been rubbed with a cat’s fur.
More than two millennia later new discoveries about the “electric fluid” set the stage
for Luigi Galvani and his frog experiments. In his publication from 1791, De Viribus
Electricitatis In Motu Musculari, he reported on how he used sparks from his electrical
machine or the two ends of a bimetallic rod to induce muscle contraction in dissected frog
legs. He concluded that there must exist an“animal electricity” in the organism itself. This
electricity is set free to flow from the nerves to the muscles by the charge in the metallic
contact, causing convulsions of the muscles. Allesandro Volta, professor of physics at the
University of Padua, came to a different conclusion. He proposed the theory of “metallic
electricity” saying that the biological tissue only acts as an indicator for the electricity
stored in a system of two dissimilar metals. Both interpretations were later found to be
true and they paved the way for their respective sciences, electrophysiology and electrical
engineering.
In 1952 in a series of brilliant publications Hodgkin and Huxley proposed [4–8] an elec-
trical equivalent circuit (EEC) for the membrane of a squid neuron. With this circuit they
modeled the constant potential difference across the cell membrane as well as the excitation
of an action potential. Furthermore, they anticipated the existence of selective ion channels
that are opened by a certain threshold voltage across the membrane. It was to take another
24 years before Neher and Sakmann [9] were able to measure directly the current through
one individual ion channel using their newly invented patch-clamp technique.
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Patch-clamping or other intracellular recording methods are invasive and they have
macroscopic sized measurement probes. This results in a very short experiment time frame
of a couple of hours, because the cells are damaged. The experimental setup also severely
limits the number of cells that can be measured simultaneously. Hence, the patch-clamp
technique enables a great insight into the electrophysiological function of single cells and
small neural networks but because of the above mentioned drawbacks the investigation of
large scale networks is not possible. Latter is needed though if the mechanisms behind
memory formation and information processing in these networks are to be understood.
The advances in the semiconductor industry in the 70s and 80s of the last century
delivered the tools with which larger networks of neurons can be studied for an extended
period of time. With the new technology it was possible to develop planar sensors in the
micrometer scale. These multi electrode arrays (MEAs) [10–12] use structured conducting
thin films on silicon or glass substrates to interface extracellularly with cultured cells. The
electrodes can be used both to stimulate cells [13–15] and record their electrical potential
change [16]. Since the extracellular signal of interest is in the low millivolt to microvolt
range, it is important to keep the impedance of the electrode/electrolyte interface as low
as possible. This can be achieved by using a large electrode surface area and by utilising
materials with a large charge transfer, such as platinum, platinum black, iridium oxide,
or titanium nitride. Gold and indium tin oxide (ITO) have also been used extensively
because gold is a chemically inert material which can be easily modified with functional
groups and ITO is transparent. In recent years, several groups [17–20] have combined
the classical passive MEA design with complementary metal oxide semiconductor (CMOS)
mixed signal circuitry in order to increase the number of sensors spots and the signal-to-
noise ratio. MEAs will nevertheless always have the physical limitation of being passive
sensor elements that require a certain critical surface area.
One elegant and straightforward solution for this problem is to use field-effect transistors
(FETs) as sensors. They can detect extracellular signals via a non-ohmic charge transfer,
which changes the current flow through the transistor. The sensor system can either be
made by culturing the cells directly on the gate oxide, on top of non-metallised gates [21–24],
or on FETs with a conducting gate. The latter are either in direct contact with the
electrolyte solution [25, 26] or they are electrically insulated floating gates (FGs) [27–29].
The highest integrated extracellular recording device to date is a 128 x 128 FG-FET sensor
array with a pitch of 7.8µm fabricated in a modified 0.5µm CMOS process [30].
The development from the first rudimentary electrophysiological experiments with frog
legs to the design of highly integrated circuits for the coupling to cultured neurons is
driven by the dream of understanding and mimicking complex biological processes. How
is information being processed in the human brain? How can we repair lost hearing or
eye sight with artificial sensors and processing systems? How can we couple mechanical
9prostheses directly to the human nervous system? How can we integrate highly selective
biological sensors into usable systems? In order to find answers to these questions it
is important to investigate biological signalling at the cellular level. A tool with which
this would be possible has to satisfy the following criteria: the system has to combine
sensing and stimulation into one pixel; the pixel pitch has to be below 20µm in order to
investigate vertebrate neurons which have a similar size; the number of pixels must be as
large as possible so that even large, unstructured networks of neurons can be investigated;
the system must have on-chip amplifiers and calibration circuits so that the signal-to-noise
ratio is as high as possible and the bidirectional contact is reliable, which means every event
is traced; the system has to be cheap and producible in large quantities so that large-scale
biological experiments can be performed; and finally, the system has to withstand harsh
treatment during sterilisation and cell incubation.
It was the main goal of this dissertation to design a mixed signal integrated circuit
(IC) chip that meets the specifications outlined above. The FG-FET array was the most
promising of all the afore mentioned approaches and that is why a design with 64 x 64 pixels
based on the works of Eversmann et al. [30] was developed. The pixels have a pitch of
12.5µm, can be calibrated, used for stimulation, and to recording of electrogenic cells. The
chip called CALIBUR contains amplifiers and output buffers as well as basic logic elements
such as multiplexers and decoders. It was simulated and verified by standard industry
tools and fabricated in a 0.5µm semiconductor process at the IMEC1, Leuven, Belgium.
In order to passivate the chip from the electrolyte, a high-k thin film was deposited in
a simple post process step. Furthermore, a highly versatile system was developed which
controls the stimulation, calibration, and data acquisition of the new chip. A second goal
was to develop a setup for the single cell stimulation with MEAs. Through this simple
system a basic understanding of the single cell stimulation was to be achieved. This thesis
is structured as follows:
Chapter 2 presents first the biological fundamentals of a neural cell followed by an in-
troduction to the design and fabrication of integrated field-effect transistor circuits. In
the third and final section the basics behind the coupling of biological cells with electrical
sensors are given.
Chapter 3 deals with the design and fabrication of the 64 x 64 pixel CMOS chip. The
analogue and digital circuit schematics and layouts are presented together with detailed
circuit simulations. Finally, the post-processing that was needed to adapt the chip to an
operation in a wet environment is presented.
Chapter 4 presents the three measurement setups developed and used in this thesis.
Firstly, a system for the single cell stimulation with MEAs is described. Secondly, a
test system is presented, with which the test structures on the CALIBUR were analysed.
1Interuniversity MicroElectronics Center
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Thirdly, the final measurement and control system around the CALIBUR chip is presented.
Chapter 5 gives an account of the performance of the CALIBUR chip and presents the
results from single cell stimulation experiments with MEAs.
Chapter 6 summarises the conclusions of this thesis and gives an outlook on future im-
provements of the design and post-process.
2 Fundamentals
And in knowing that you know nothing,
that makes you the smartest of all.
(Socrates)
Because of the interdisciplinary nature of this thesis the fundamentals have to cover a
broad range of topics and can only give a brief overview of the required basics. In the first
part the structure and basic functions of nerve cells are described. The second part deals
with the basics of integrated circuit design, whilst the third and final section combines the
two systems and explains how electronic devices are interfaced with electrically active cells.
For more detailed information the interested reader may turn to the respective text books
mentioned at the end of every section.
2.1 The Neural Cell
Neurons are cells responsible for the relaying, processing, and storing of information in all
animals except sponges [31]. They are located in the nervous system which in vertebrates
is split up into the central nervous system (CNS), including brain and spinal cord, and the
peripheral nervous system (PNS), consisting of the remaining neurons in the body. The
average total number of neurons in the CNS ranges from under 300 in small free living
nematodes [32,33] as cited in [34], 75 million in mice [35] to well over 200 billion for whales
and elephants [34]. The average human brain contains about 85 billion neurons [34].
Every neuron is basically built up out of three functional units as depicted in Figure 2.1.
Electrical signals arrive at the dendrites, are processed across the cell body, also called
soma, and forwarded along the axon. The function and shape of a single neuron are
strongly correlated. The bipolar cell in Figure 2.1 for example is found in the retina were it
directly links the light sensitive sensor with further processing neurons. The purkinje cell in
the middle is specialised in processing a very large amount of inputs and the motor neuron
on the right bridges long distances between brain and muscles in the body with its long
axon. The size of a neuron’s soma can vary from 10µm to 100µm in diameter depending
on the host organism. Rat neurons are the most interesting for this work because they can
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Figure 2.1: Three different kinds of
neurons exemplifying the close relation-
ship between shape and function. The
figure was adapted from [36]. Bipolarcell Purkinje cell
Cell body
Motor neuron
Cell body
Cell body
Dendrites
Dendrites
Dendrites
Axon
AxonAxon
act as a model system for the study of learning and more basic neural circuits. Their soma
size is in the range of 10µm to 20µm.
Although the function may be different, still all neurons share the same working principle.
The resting potential, a constant potential across the cell’s membrane, is changed rapidly so
that an electric pulse (action potential) is created. This action potential is then forwarded
along the axon were chemical transmitters in the synapses bridge the cleft to the dendrites
of the adjacent neuron. The following sections will elucidate this in further detail.
2.1.1 Cell Membrane and Resting Potential
Every animal cell is surrounded by a plasma membrane as shown in Figure 2.2. Its main
constituents are phospholipid molecules which form a 4 nm [37] thick double layer because of
hydrophobic interactions between their unpolar“tails”. The polar and therefore hydrophilic
“heads” are in contact with water on either side of the membrane. The low bond strength
between the lipids results in a fluent pall around the cell allowing movement within the
bilayer, but prohibiting solutes from crossing it.
First, the integration of proteins as shown in Figure 2.2 allows the selective transport
of nutrients, waste, and large signalling molecules across the cell membrane. A special
subclass of membrane spanning proteins, called ion channels (Figure 2.4), create selective
Figure 2.2: A simplified schematic of
an animal cell’s membrane in cross sec-
tion. The lipid double layer has pro-
teins incorporated which allow the se-
lective passage of nutrients, waste, and
large signalling molecules.
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passage ways for anorganic ions (such as K+, Na+, Ca2+, Cl−). This specificity is achieved
by varying pore sizes and charge distributions in the channels allowing a differentiation
between ion polarities and sizes. The transport through the ion channels is purely passive
along the concentration or the field gradient.Other membrane spanning proteins called
ion pumps actively pump ions against their concentration gradient across the membrane.
This transport mechanism is called active transport. The cell membrane hence acts as a
semi-permeable barrier between the intracellular and extracellular electrolyte.
When neurons are not transmitting signals they are said to be in their resting state
exhibiting a constant electrical potential across their membrane. This resting potential has
its origin in the different ion concentrations on the in- and outside of the cell. Table 2.1
shows the typical ionic gradients across the plasma membrane of a mammalian neuron.
In the resting state mostly K+ channels are open resulting in a K+ ion flux along the
concentration gradient.
Table 2.1: Intra- and extracelluar ion concentrations for a mammalian neuron. A− represents
big negatively charged organic molecules like amino acids that cannot pass the membrane [31].
Intracellular Extracellular
concentration [mM] concentration [mM]
Na+ 15 150
K+ 150 5
Ca2+ 0.0001 2
Cl− 10 120
A− 100 -
This leads to the build up of an electric potential which counteracts the osmotic flow. At
equilibrium there is no more net diffusion of K+ across the membrane and the equilibrium
potential is established. The magnitude Ei of this potential, for a membrane only permeable
to the ion i, can be described by the Nernst equation:
Ei = −RT
ziF
· ln [i]in
[i]out
(2.1)
where R is the gas constant, T the temperature, zi the valence of the ion, F the Faraday
constant, and [i]in/out are the respective ion concentrations. Taking the values from Ta-
ble 2.1 for a membrane only permeable to K+ gives an equilibrium potential of -91.2mV1.
The resting potential of actual neurons can vary between -40 and -100mV [38] because next
to a large amount of open K+ channels some open Na+ and Cl− channels also contribute
to the potential difference. The Goldman-Hodgkin-Katz equation takes the different ion
permeabilities Pi into account and delivers a more accurate description for the membrane
potential VM at rest:
1In electrophysiological experiments the extracellular space is held at the reference potential of 0V.
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VM = −RT
F
· ln PK [K
+]in + PNa[Na
+]in + PCl[Cl
−]out
PK [K+]out + PNa[Na+]out + PCl[Cl−]in
(2.2)
As mentioned in the introduction on page 7, Hodgkin and Huxley introduced an elec-
trical equivalent circuit (EEC) of the membrane in 1952 [8]. This circuit, as depicted in
Figure 2.3 models the electrical behaviour of the membrane by voltage sources equal to the
respective equilibrium potential Ei of the ion species and by resistors with a conductivity
Gi proportional the respective ion permeabilities. The net membrane current is calculated
by:
IM =
∑
i
Gi(Vm − Ei) (2.3)
This current is zero for the resting state. The flow of Cl− and other ions is described by
the leakage potential EL and the conductance GL.
Figure 2.3: The EEC of a neural cell’s
membrane. The basic circuit except for
the current sources IK+ and INa+ was pro-
posed by Hodgkin and Huxley [8]. The
symbols are explained in the text.
EK+ ENa+ EL
CM
GK+ GNa+ GL
IK+ INa+
Extracellularside
Intracellular side
The circuit also contains two current sources IK+ and INa+ which model the ion pumps
that can actively transport K+ and Na+ against their electrochemical gradient across the
membrane. This stabilises the different ion concentrations on either side of the membrane.
The final element in the electrical circuit is the membrane capacitance CM which models
the lipid bilayer. This bilayer is impermeable to ions but can nevertheless be charged and
discharged just like a capacitor.
Since cells vary greatly in size it is more convenient to use area-related values:
cM =
CM
AM
(2.4)
gM =
GM
AM
(2.5)
The typical specific membrane capacitance is cM =1µFcm
−2 [37] and an artificial lipid bi-
layer without transmembrane proteins has a specific conductivity of about gM = 10
−8 Scm−2
[37]. In a natural membrane with embedded proteins the specific conductivity can vary
from gM = 1Scm
−2 to gM = 10−4 Scm−2 [37].
2.1 The Neural Cell 15
The ion conductivities are drawn as variable resistors in Figure 2.3 because many ion
channels open only on an external cue. The two most important gating mechanisms in
neural cells are depicted in Figure 2.4. The ion channel on the right opens when the
membrane potential becomes more positive than the resting potential. This so called
depolarisation marks the start of an action potential. The channel on the left plays an
important role in the communication between two neurons. It can turn a chemical signal,
namely the arrival of a ligand, into an electrical signal, namely a change in membrane
potential because of a change in ion conductivity.
VoltagechangeLigand Binding
Extracellular
side of membrane
Intracellular
side of membrane
Figure 2.4: The two main gating mechanisms for ion channels. On the left side the channel is
opened by a special molecule called ligand, which binds to a pocket on the protein. The channel
on the right is activated by a change in the potential across the membrane. The figure was
adapted from [39].
2.1.2 Action Potential and Synaptical Transmission
The fast processing and exchange of information by neural cells is performed via electric
pulses that travel wave-like along the cell membrane. These action potentials occur when
a cell is depolarised above a certain threshold voltage, and voltage-gated sodium and potas-
sium channels, as shown in Figure 2.4, open up. The plot in Figure 2.5 is an example of
an action potential and the corresponding ion conductance changes for Na+ and K+.
Figure 2.5: Action potential of a neu-
ron generated by the subsequent opening
and closing of voltage gated Na+ and K+
channels. Adapted from [36].
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The plot shows nicely how the fast Na+ channels open first, allowing Na+ ions to flow
into the cell thereby driving the membrane potential towards the equilibrium potential
of Na+ (+61.6mV ). This potential is not quite reached because the slow K+ channels
open delayed, enabling K+ ions to flow out of the cell. The closing Na+ channels are
inactivated until the cell reaches its resting potential again. This refractory period limits
the frequency at which action potentials can be generated. The K+ channels stay open
even after the resting potential is reached forcing the cell into hyperpolarisation where the
membrane potential is more negative than the resting potential. Finally in a last step the
voltage gated K+ channels close and the resting potential is reestablished. Latter requires
a reversal of the ion concentrations back to their resting values. This is performed by the
K+/Na+ ion pumps described previously on page 13.
The generation of an action potential follows the all-or-none principle meaning that once
a stimulus surpasses the threshold voltage and the cell is not in its refractory period, the
answer will always be an action potential of the same magnitude. Stronger stimuli result
in several action potentials being emitted in a row.
After the action potential has traveled down a neuron’s axon, the electrical signal prop-
agation is impeded by the roughly 20-40 nm wide synaptic cleft separating the sending
presynaptic neuron from the receiving postsynaptic neuron.
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Figure 2.6: Synaptical transmission at a chemical synapse. The figure was adapted from [36]
and is explained in the text.
Here, the electrical signal is converted to a chemical signal as shown in Figure 2.6. The
arriving action potential opens voltage-gated calcium channels and Ca2+ ions flow into the
cell. The increased calcium concentration causes lipid vesicles to fuse with the plasma
membrane of the presynaptic cell, thereby releasing signalling molecules called neurotrans-
mitters. These transmitters diffuse across the synaptic cleft and open ligand-gated ion
channels. Many different kinds of channels exist and so the resulting potential change in
the postsynaptic cell depends not only on the kind of ion for which the membrane becomes
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permeable, but also on the amount of previous “traffic” at the synapse. A depolarisation is
called an excitatory postsynaptic potential (EPSP) and a hyperpolarisation an inhibitory
postsynaptic potential (IPSP). In Figure 2.6 sodium channels are shown as an example.
When opened by the neurotransmitters, they allow an influx of Na+ ions which depolarises
the postsynaptic cell’s membrane (i.e. an EPSP is evoked). All the EPSPs and the IP-
SPs are summarised by the postsynaptic cell, and if the resulting potential is above the
threshold voltage one or more action potentials are generated.
A neuron can have many thousands of inputs as shown previously in Figure 2.1 for
the purkinje cells and it can process the arriving signals as outlined above. It is broadly
accepted that learning at the cellular level happens through the strengthening or weakening
of these inputs and the fundamental cellular mechanisms are quit well understood. Little
is known though about the long term processes of learning. That is why the investigation
of defined neural networks in-vitro using non-invasive extracellular sensors is an important
step towards fully understanding how the human brain works. The next section will give
a basic introduction to the semiconductor sensors that can be used for such purposes.
Two excellent textbooks for a more detailed descriptions of cells in general and neurons in
particular are the “Campbel” [31] and the “Kandel” [36].
2.2 Basics of Integrated Circuit Design and Fabrication
“An integrated circuit (IC) is a miniaturized electrical circuit that has been fabricated on
the surface of a semiconductor material [40].” The most basic building block in digital ICs
such as microprocessors is the metal oxide semiconductor field-effect transistor (MOSFET).
Its scalability down to the nanometer range has enabled the enormous increase in circuit
speed and complexity over the last 30 to 40 years. This trend was predicted by Gordon
Moore in 1965 and is shown in Figure 2.7.
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The decrease in feature size has enabled the integration of both analogue circuits, either
made out of bipolar transistors or MOSFETs, and digital circuits onto one single chip.
This integrated approach combined with micrometer-sized sensing transistors is the most
promising approach towards the long term exctracellular electrical characterisation of single
vertebrate neurons which have a cell body size in the order of 10µm.
The next subsection will give a brief overview of the MOS transistor with a focus on its
analogue signal transfer characteristics. This is followed by a short introduction to digital
circuits and a presentation of the basic IC design tools and fabrication methods.
2.2.1 The MOS Transistor and its Models
The MOSFET is a four terminal device as depicted in Figure 2.8(a). Two highly conductive
regions, source (S) and drain (D), are separated by the poorly conducting bulk (B) silicon.
In Figure 2.8, source and drain have a high density of negative charge carriers (electrons)
whilst the bulk has a slight excess of positive charge carriers (holes). This device is called a
negative channel metal oxide semiconductor (NMOS) transistor. A device with the opposite
charge carrier polarities in the different regions is analogously called a PMOS transistor. In
complementary (CMOS) technology both devices are present. The different charge carrier
concentrations in the NMOS transistor in Figure 2.8 result in a flow of electrons and holes
into the bulk region and source/drain regions respectively, leaving a region depleted of the
respective charges. The electric field that is caused by the charge separation counteracts
the charge carrier flow and stabilises the depletion region forming a formidable resistance
of up 1012 Ω between the source and drain regions.
By applying a positive potential to the gate (G), made either out of polysilicon or metal, a
depletion region is created underneath the gate oxide. If the voltage reaches a critical value
called the threshold voltage VT , the charge carrier polarity at the silicon surface is inverted.
In the case of an n-channel transistor this inversion channel is made out of electrons. By
changing the gate and drain voltages (VGS and VDS) with respect to the source potential the
current (ID) through the device can be controlled (hence the name field-effect transistor).
The output characteristics of an NMOS transistor are plotted in Figure 2.8 together with
the corresponding shape changes of channel and depletion region. When VDS is zero, no
current flows and the device is in operating point (OP) (a). When a positive potential
is applied, current will flow and the channel acts as a simple resistor which results in a
linear relationship between the drain current ID and the drain-source voltage VDS. This
operating region between the OPs (a) and (b), where 0 < VDS ≤ VGS − VT , is called the
linear region and can be modeled with:
ID =
k′
2
W
L
[2(VGS − VT )VDS − V 2DS] (2.6)
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Figure 2.8: The output characteristics of an NMOS transistor with a gate width of 3µm and
gate length of 0.5µm. (a) Inversion layer created but no current flow from drain to source; (b)
change from linear to saturated operating region; (c) saturated operating region
W and L being the width and length of the transistor and:
k′ = µnCox =
µnεox
tox
(2.7)
with µn being the electron mobility in the channel, Cox being the gate capacitance per unit
area, and εox and tox being the dielectric constant and thickness of the gate oxide. As the
drain potential is increased, the voltage drop between gate and drain diminishes, resulting
in a thinning of the conducting channel. For VDS > VGS − VT the channel thickness
becomes zero at one point called the pinch-off. The transistor is now operating in the
saturated region (OP (c) in Figure 2.8). The voltage at the pinch-off point always stays
constant and so does the current from drain to source. This behaviour is modeled with:
IDS =
k′
2
W
L
(VGS − VT )2 (2.8)
The slight current increase which, nevertheless, can be observed in the saturated region
in Figure 2.8 is caused by the presence of a depletion region between the physical pinch-
off point in the channel at the drain end and the drain region itself. With increasing
drain potential the length of this depletion region changes which in turn affects the drain
current. This effect is factored into equation 2.8 by a term containing the drain potential
and a scaling factor called the Early voltage VA:
IDS =
k′
2
W
L
(VGS − VT )2(1 + VDS
VA
) (2.9)
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Figure 2.9: Transfer characteristics of an
NMOS transistor model with W=3µm and
L=0.5µm from the 0.5µm process used in this
thesis. For VDS = 1.4V the linear and sat-
urated operating regions are drawn into the
plot.
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The transfer characteristic of an NMOS transistor as shown in Figure 2.9 describes the
drain current as a function of the gate potential when VDS is kept constant. Together with
the output characteristics from Figure 2.8 the working point for any given VGS and VDS
bias can now be calculated. Since we are working with DC signals, this model is called
the NMOS transistor large-signal model. Its topology can be seen in Figure 2.10(a) where
ID is given by Equation 2.6 in the linear region and Equation 2.8 or 2.9 in saturation
depending on whether channel-length modulation is taken into account or not. Also given
in Figure 2.10 are the symbols used for NMOS and PMOS devices throughout this thesis.
Figure 2.10: (a) Large-signal model
for the NMOS transistor. (b) NMOS
and PMOS symbols used in this thesis
with the bulk connected to the lowest
and highest potential of the circuit for
the upper two models.
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In analogue circuitry the signals of interest are mostly small current and voltage changes.
It is therefore advantageous to linearise the non-linear equations of the large-signal model
around a working point. This results in the small-signal model shown in Figure 2.11 which
can be used to crudely approximate the behaviour of complex circuits without the need of
time-consuming simulations.
One very important parameter of the small-signal model is the transconductance or gain
gm. It is a measure for how well a gate potential change is converted into a change in drain
current and can be calculated for the saturated2 operating region by partially differentiating
2 MOSFETs rarely work in the linear region.
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Equation 2.8:
gm =
∂ID
∂VGS
= k′
W
L
(VGS − VT ) (2.10)
The input capacitance of the small-signal model depends on the total charge per area Qt
stored in the channel which for the saturated region amounts to:
Qt =
2
3
WLCox(VGS − VT ) (2.11)
Since the channel does not reach the drain contact the gate-drain capacitance cgd is zero.
The gate-source capacitance cgs can be calculated using Equation 2.11:
cgs =
∂QT
∂VGS
=
2
3
WLCox (2.12)
Finally, the small signal output resistance ro of a MOS transistor is given by:
ro =
VA
ID
=
1
λID
(2.13)
It depends on the drain current bias ID in the working point given by Equation 2.8 and
the Early voltage VA or its reciprocal λ, the channel-length modulation parameter. Latter
is often used as a parameter in simulation models.
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Figure 2.11: Small-signal model of an
NMOS in saturation.
The combination of the preceding small-signal circuit elements yields the small-signal
model of the MOS transistor shown in Figure 2.11. This model was derived for an n-
channel transistor in the saturated region. When the gate-source voltage vgs is increased
the model predicts that the incremental current id flowing from drain to source increases.
The model is also valid for p-channel devices if the currents and voltages are given the
opposite sign.
As mentioned in the introduction to this section, the physical dimensions of MOS tran-
sistors have decreased dramatically in the past years. Since the supply voltages have not
scaled to the same degree, the electrical fields in the device have increased. Although the
large-signal and small-signal models remain valid, short-channel effects become important
in MOS transistors with a channel length below 1µm and this requires a modification of
the models presented above. The most important short-channel effect stems from velocity
saturation of carriers in the channel. Figure 2.12 illustrates how the linear relationship
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between charge carrier velocity and field no longer remains valid for high fields in the chan-
nel. The primary effect of this velocity saturation is that the classical square-law transfer
characteristics in the saturated region (Equation 2.8) becomes more linear. The carrier
mobility is further degraded by the vertical field originating from the gate potential. As
the field becomes stronger the charges in the channel are pulled close to the semiconductor
surface where imperfections impede their motion, thereby reducing their mobility.
Figure 2.12: In MOS transistors with a chan-
nel length below 1µm the charge carrier drift
velocity no longer increases linearly with the ap-
plied electric field but saturates. This plot shows
the drift velocity over the applied electric field for
an NMOS transistor and was adapted from [43].
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Explaining the mathematical modeling of these and other secondary effects goes beyond
the scope of this introduction. Nevertheless, because of the extensive circuit simulations
done in this thesis a qualitative comparison between the three most important MOS tran-
sistor models will be given. The de facto standard circuit simulation tool today is the
Simulation Program with Integrated Circuit Emphasis or SPICE. Its simplest model for a
MOSFET is the LEVEL=1 model which is based on the Equations 2.6, 2.7 and 2.9. In
addition to these equations the threshold voltage VT is given by:
VT = VT0 + γ(
√
2|φF |+ VSB −
√
2|φF |) (2.14)
where VT0 is the threshold voltage if the voltage between bulk and source (vsb) is zero, γ
is the bulk threshold parameter and φF is the surface potential at strong inversion. The
output characteristics of an NMOS LEVEL=1 transistor are shown in Figure 2.13. The
LEVEL=3 model plotted in the same figure is an extension of the LEVEL=1 model incor-
porating many short-channel effects. The loss of the square-law characteristics mentioned
afore can be seen nicely when comparing the drain current at constant drain potential
and varying gate potential for the two different models. The model which has become the
industry standard and which most closely resembles a real short-channel MOS transistor is
the BSIM3v3 model [44]. It is a mix between a multiparameter curve-fitting and a device-
physics-based modeling approach and contains about 40 parameters [45]. This is the model
used in this thesis and it gives a much more realistic picture for the transition between the
linear and the saturated region as well as for the high drain-source voltage region as can
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be seen in Figure 2.13.
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Figure 2.13: Simulation of a MOSFET’s
(W/L=20µm/0.8µm) transconductance char-
acteristics using LEVEL=1, LEVEL=3, and
BSIM3v3 models. This plot was adapted
from [45].
The interested reader may turn to the following two textbooks for a detailed coverage of
analogue circuit design: “Analysis and Design of Analog Integrated Circuits” by Gray et
al. [43] and “CMOS Analog Circuit Design” by Allen and Holberg [45].
2.2.2 Digital CMOS Circuits
In digital circuit design the MOS transistor has merely two states, namely ON when current
flows through the device and OFF when there is no current flow. One of the most basic
digital circuits is the inverter as shown in Figure 2.14 together with its symbol and DC
characteristics.
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Figure 2.14: (a) Circuit diagram and (b) DC characteristics of a CMOS inverter. Wp is the
width of the PMOS and N the size of the unskewed inverter.
If the input voltage Vin is zero the gate-source voltages of the NMOS and PMOS tran-
sistors are 0V and -3.3V, respectively. This means that the PMOS is open, pulling the
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output up to the positive power supply voltage VDD. As the input voltage is ramped up to
3.3V the PMOS switches off and the NMOS transistor is turned on pulling the output low.
For the technology used in this thesis an input is said to be low or a logic 0 if the input
voltage is between 0V and 20% of VDD. The input is high or a logic 1 if it is between 80%
of VDD and VDD. For the output of a digital circuit low has a maximum value of 0.4V
and high a minimum value of 85% of VDD [46].
As can be seen in Figure 2.14 (b) the DC characteristics for equally sized PMOS and
NMOS transistors is not symmetric but shifted to the left. The inverter is said to be
skewed [47], because even though the transistors have the same size, the mobility of their
charge carriers differs by a factor of 2-3 depending on the technology [48]. As the input
voltage is increased from zero to VDD the PMOS lacks the strength to keep the output
high because of its lower mobility and thereby lower drain current (Equations 2.7, 2.6, and
2.8). By increasing the width of the PMOS transistor the inverter can be made normal
or unskewed. This allows a capacitive load to charge and discharge in equal times by
providing equal current source and sink capabilities. The size of an unskewed inverter
is marked with the letter N inside the inverter symbol of Figure 2.14, where N is the
factor by which the transistors widths of the unit inverter are multiplied. Latter is the
smallest unskewed inverter of the respective technology (Wp=5.6µm and Wp=2.8µm for
the AMIS0.5 process).
Digital circuits should be as fast as possible and use a minimum amount of silicon area.
For larger circuits and mobile applications the power consumption is also an important
factor. Since only very basic logical circuits with no stringent timing requirements were
designed in this thesis, a brief qualitative outline to delay calculation and minimisation
will be given instead of a full introduction.
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Figure 2.15: Simulation of the delay for four different configurations of inverters used to drive a
capacitive load of 64 unit loads. A chain of three inverters has the shortest delay which is defined
as the time between the input crossing 50% to the output crossing 50%.
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How fast a signal can propagate through a digital circuit is determined by the time
needed to charge and discharge the various capacitances in the circuit. The relevant ca-
pacitances are the gate capacitance introduced in the small-signal model for a transistor
(Figure 2.11), the capacitances at the source and drain contact and the parasitic intercon-
nect capacitances. Since a comparisons between different technologies is difficult the input
capacitance of a unit inverter is considered to be one unit load and all other capacitances
are normalised by this value.
The actual delay of several gates in a row mainly depends on how the capacitive load
is distributed upon the different elements in the chain. An example for this is shown in
Figure 2.15 where a signal Vin is applied to the input of a unit inverter. Inserting more
inverters as buffers in front of the load greatly decreases the delay, with the 3-stage design
being the fastest. For more detailed information the interested reader may turn to [47].
2.2.3 CMOS Fabrication and Layout
In the first part of the following section a short description of a standard CMOS fabrication
process is given. Modern semiconductor processes with minimum feature sizes well below
100 nm are tremendously complex and interdisciplinary. That is why only a very simplified
description is presented here.
In the second part the design process is described with a focus on the rules and tools
needed to insure a functional device.
The CMOS Fabrication Process
As mentioned in the introduction to this section on page 17, ICs are fabricated on the
surface of a semiconductor material. The different building blocks of the ICs are created
by a process called photolithography, from the Greek photo (light), lithos (stone), and
graphe (picture), which literally means “carving pictures into stone using light”. Instead of
stone, modern semiconductor industry uses silicon, the second most abundant element in
the earth’s crust. Also, the ultra violet (UV) light used today, does not remove material
directly but instead patterns a thin layer of photoresist as illustrated in Figure 2.16. The
UV-light is shone through a quartz substrate which is coated with a chrome pattern. This
pattern is projected onto a wafer covered with photoresist. A positive resist is initially
insoluble and when exposed to UV-light becomes soluble. A negative resist is hardened by
the illumination with UV light. After a subsequent development step all the soluble resist
is removed.
The minimum feature size of a particular process mainly depends on the wavelength
of the light source. Wavelengths comparable to or greater than the feature size cause
distortions in the patterns exposed on the photoresist. Resolution enhancement techniques
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Figure 2.16: Schematic showing the simplified
photolithographical structuring of photoresist. UV
light is shone through a chrome-coated mask pro-
jecting the pattern on the mask onto the wafer. The
resist in the illuminated areas either becomes sol-
uble (positive resist) or hardens (negative resist).
This illustration was adapted from [47]. The lens
system was omitted for the sake of clarity.
Quartz-Glass
UVlight floods backside of mask
Photomask
Chrome Pattern
Wafer
Photoresist
such as optical proximity correction and phase shift masks try to overcome this by modifying
the chrome pattern or by varying the mask thickness. Current state of the art processes
use a 193 nm laser to create features with a size of 45 nm [49]. This is possible by the
incorporation of liquid immersion lithography into modern process lines. Here, a liquid
with a refractive index greater than one replaces the airgap between the final lens of the
optical tool and the wafer [50]. The possible resolution is increased by a factor equal to
the refractive index of the liquid.
In the first step of a standard semiconductor process the areas where devices will be
located are created in a lithographic step as explained above. These active areas (AA)
are isolated from each other by a thick layer of silicon oxide called field oxide. Since the
wafer is only locally oxidised, this process is called local oxidation of silicon (LOCOS). The
field oxide can be seen between the NMOS and PMOS transistors in the inverter cross
section shown in Figure 2.17. Its large thickness prevents the formation of a channel in the
underlying silicon by increasing the threshold voltage above the supply voltage. It does
not form a straight vertical interface with the silicon wafer but encroaches into the AA.
This undesired effect called bird’s beak formation is today eliminated by etching trenches
between the active devices and filling them with silicon oxide (shallow trench isolation or
STI).
p-well
p-substrate
n+p+ n+ n+p+p+
n-well
SiO2 PolysiliconAluminium Silicon
NMOS transistor PMOS transistor
Bird s beak’
Figure 2.17: Cross section through an inverter fabricated in a twin well process. The illustration
was adapted from [47].
After the AAs have been isolated from each other, differently doped regions called wells
are created by introducing impurities into the normally insulating silicon. The doping of
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the silicon is performed by either charge acceptors as boron resulting in a p-type area or
charge donors as phosphor resulting in an n-type area. Processes with both n-and p-type
wells are called twin well processes and allow the optimisation of both transistor types
independently. There exist several different doping methods such as epitaxy, deposition, or
implantation.
Epitaxy involves the growth of a doped single crystalline layer of silicon on top of the
wafer. These epi wafers are commonly used because they enable a very good uniformity of
the device performance.
The deposition of impurities from the gas phase onto the wafer surface and a subsequent
temperature step driving the impurities into the wafer is also used for the local doping of
silicon.
The standard doping technique for the well formation is the ion implantation, where
highly energised donor or acceptor atoms are directed at the wafer. The depth and profile
of the doped region is controlled by the energy of the impinging atoms and the subsequent
annealing step which redistributes the dopants more uniformly.
The next step in the standard process is to form the gate oxide and the gate contact
which for most processes today are made out of silicon oxide and polysilicon, respectively.
The gate contact serves as a mask for the drain and source implantations, which are square
regions as illustrated in Figure 2.17. These are crudely simplified doping profiles compared
to the doping profiles in a modern standard processes. They have much more complicated
shapes and are created in several processing steps. This is needed to build transistors with
a gate length below 1µm.
Before the devices are contacted many processes incorporate a salicide step. In this
step the wafer is covered with a thin metal layer and and subsequently annealed. On all
open silicon areas as the drain, source and well contact regions a metal silicide is formed,
lowering the contact resistance dramatically. Since no lithographic step is required, this
process is called self-aligned silicide (salicide) process.
The contacts of the devices are connected via metal wires deposited in multiple layers on
top of the wafer. For this process, called metallisation, aluminium is mostly the material
of choice, but also copper has more and more come into use because of its low resistivity.
After patterning the metal layers, wet or dry etching removes the unwanted material. The
connections between the wafer and the first interconnect layer are called contacts. Connec-
tions between the different interconnect layers are called vias. The dielectric between the
metal layers called inter metal dielectric (IMD) is often planarised in a chemical mechanical
polishing (CMP) step so that the subsequent layer is deposited on an even surface.
In a final process step the circuits are passivated by silicon nitride to prevent the ingress
of contaminants.
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The Design Process
The design process of an integrated circuit is depicted in the flow chart in Figure 2.18. It
always starts with a definition of the specifications that the future chip should have. This
is followed by the design of the electrical circuits in a schematic-drawing program. Here,
either circuit elements from a library are used or a full-custom design at the transistor level
is created. Next, simulations are performed using a circuit simulator such as SPICE. The
required simulation models are part of the design kit which is provided by the factory (fab)
that fabricates the chip. It contains all the information that the designer needs to design a
chip for the technology of choice. As long as the desired specifications are not met, changes
are made to the circuit in an iterative process.
Figure 2.18: Flow chart of the full IC design process.
Many iteration loops have to be made in order to insure
a functional device that fulfills the specifications outlined
in the first process step. A detailed explanation of the
various stages is given in the text.
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Once a functional schematic has been created that fulfills the required specifications,
the actual layout of the devices on the silicon wafer has to be created. This is in done by
drawing the different elements as wires, wells, contacts, etc in a layout-drawing program
as illustrated in Figure 2.19. These drawings are used to generate the masks used for
the different lithographical steps as described in the previous section. If circuits from the
design kit library have been used, the layouts are already present and can be used directly.
For the case of a transistor level design all the geometrical structures have to be drawn by
hand.
The rules guiding the design are called design rules and are provided with the design
kit. They specify to the designer certain geometric constraints on the layout so that
the patterns on the processed wafer will preserve the topology and the geometry of the
design. The design rules represent a tolerance that ensures a very high probability of
correct fabrication and subsequent operation. One example is the minimum overlap of the
polysilicon gate over the AA. For the process used in this thesis, this is 0.6µm. This insures
that even if the alignment of the mask for the polysilicon patterning was not perfect, the
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gate still spans the entire AA. This is vital during the implantation of source and drain
because otherwise a short circuit is created between the two regions.
A software tool automatically performs a design rule check (DRC) and the design has
to be modified until it complies with all design rules. Once this is the case, every contact
in the layout is given the same name as in the schematic representation of the design. A
text file is created from both the layout and the schematic view describing the circuit in a
netlist format. The two files are compared in a layout vs. schematic (LVS) step and both
the layout and the schematic have to be changed until they are identical.
Figure 2.19: Layout and cross section of a PMOS transistor in the AMIS0.5 process used in
this thesis. The vertical scale of the section has been compressed for graphical layout reasons.
In the last step a final DRC is performed that also includes certain processing rules.
The antenna rule for example specifies the maximum area of metal that can be connected
to a gate without a connection to the substrate. This constraint is caused by the fact
that the metal layers are structured by a plasma etch. The plasma can charge the metal
to a sufficiently high voltage that the gate oxide is destroyed. This can be prevented by
connecting long signal lines to diodes realised in the silicon substrate. Another set of rules
30 CHAPTER 2. FUNDAMENTALS
for advanced processes are layer density rules, which specify a minimum and maximum
density of a particular layer within a specified area. These are required to achieve a
homogenous etch rate especially during CMP process steps. In order to comply to these
rules additional tiling is inserted to increase the layer density.
Once all checks have been performed successfully the layout, which mostly is in the de
facto industry standard database format GDSII, is sent to the fab for fabrication. This
step, called tape out, marks the end of the design process.
2.3 Interfacing Solid Devices with Cells in a Liquid Environment
The final part of this chapter deals with the interface between the biological and the electri-
cal system described in the previous two sections. First, the properties of the solid/liquid
interface are illustrated. Second, the intracellular and third the extracellular recording and
stimulation of electrically active cells are discussed.
2.3.1 The Solid/Liquid Interface
The Metal/Liquid Interface
A metal in vacuum is in chemical equilibrium with its surrounding when the reaction
rates of the chemical and physical backward and forward reactions at the metal/vacuum
boundary are equal. Once the metal comes into contact with a liquid electrolyte as water a
new equilibrium has to be established. From the view of the electrolyte the introduction of
a solid boundary breaks the isotropy of its bulk. An ion or a dipole on the liquid side of the
interface “feels” the presence of the surface and hence will orientate itself differently than
in the bulk. This causes a net space charge which has to be compensated by a charge of
the same magnitude but opposite polarity in the metal electrode. The resulting structure
is called the electrical double layer. It stores separated charge just as a capacitor and
exists at every boundary of the electrolyte with its surrounding [51]. The magnitude of the
potential difference across the double layer is further influenced by ions adsorbed at the
metal surface and charges left behind from dissolved metal atoms. Once the metal is in
electrochemical3 equilibrium with the electrolyte, the potential difference across the double
layer is constant.
Of the many models that have been proposed over the years, the model which grossly
predicts the behaviour of a real system is known as the Gouy-Chapman-Stern model (GCS).
Great textbooks [51,52] give a detailed account of the mathematical formalism behind the
model and the interested reader may turn there. Here, a brief qualitative description is
given.
3Electrochemical, because both chemical and electrical forces are present.
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A schematic drawing of the electrical double layer according to the GCS model is shown
in Figure 2.20 (a). A fixed layer of solvated ions forms a “rigid” parallel plate condenser
CH very close (about 0.1 nm) to the metal electrode. Out of historical reasons this layer is
called the outer Helmholtz layer (OHL) and includes absorbed ions on the metal surface.
The potential drop in this region is linear as plotted in Figure 2.20 (b). Because of thermal
processes the transition into the bulk electrolyte is not abrupt but involves a diffuse layer
of solvated ions described by the Gouy capacitance CG.
Watermolecule (dipole)
Hydrated cation
Adsorbed anion
OHLMetal
CH CG
F
OHL
Linear variation
(a)
(b)
x
Figure 2.20: (a) GCS model of the electrical double layer at the metal/electrolyte interface. The
model gives a good approximation of the potential variation Φ in dependence of the distance from
the electrode (b). The EEC consists of the Helmholtz capacitance CH and the Gouy capacitance
CG in series. Figures (a) and (b) were adapted from [53] and [51], respectively.
The potential changes exponentially in this region with a rate known as the Debye length:
LD ∼
√
T
C
(2.15)
with T being the temperature and C the ion concentration. The overall capacitance is
given by a serial connection of CH and CG. It depends greatly on the ion concentration in
the electrolyte and can reach values of up to 40µF/cm2 [52] for a planar gold surface.
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The Oxide/Liquid Interface
As mentioned above, an insulator in contact with a liquid will also form an electrical double
layer. Oxidic insulators are of particular interest in this thesis and SiO2 will serve as a
model system in the following discussion because it is the best studied material. Dangling
oxygen atoms on the surface of the oxide form OH hydroxyl groups. Once in contact
with an electrolyte, these groups can react both with H3O
+ and OH− to form negatively
charged O− or positively charged H2O+. The site binding model by Yates et al. [54] allows
a quantitative description of these chemical reaction on the oxide surface. The overall
charge on the surface depends on the concentration of H3O
+ and OH− in the electrolyte
which is described by the pH value of the electrolyte. A high pH value causes a negatively
charged surface and a low pH a positively charged surface. The pH value at which the
surface is neutral is called the point of zero charge (PZC) (pH 2 to 2.5 for SiO2 [55])
The dependence of the surface charge on the pH value forms the working principle of ion
sensitive field-effect transistors (ISFETs) that are introduced in Section 2.3.3. In short,
instead of a metal gate contact, ISFETs have a liquid electrolyte directly in contact with
their gate oxide. A change in the surface charge changes the current flowing in the inversion
channel below the oxide. The highest possible potential increase for a pH change of 1 is
called Nernstian behaviour and is given by:
EpH = −RT
zF
· ln 10
1
≈ 58mV (2.16)
The value for SiO2 can vary between 20 and 35mV/pH, depending on the pH value and
the surface conditions [56].
2.3.2 Intracellular Recording and Stimulation
The most common intracellular recording and stimulation technique was developed in the
1970s by Erwin Neher and Bert Sakmann. It enabled the measurement of single ion channel
currents for the first time [9] and is known as the patch-clamp technique. It is today’s
standard tool in the field of electrophysiology.
The name patch-clamping derives from the fact that only a small patch of the cell is
contacted with a glass pipette and that either the intracellular voltage or the current
Figure 2.21: Different configurations of the patch clamp
technique: (a) approach (b) cell-attached (c) whole-cell.
(a) (b) (c)
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through the membrane can be clamped to a constant value. The pipette has an opening
of 1 - 2µm, is filled with an electrolyte that closely resembles the intracellular fluid, and is
contacted to an amplifier through a Ag/AgCl wire.
A slight overpressure is applied to the pipette before approaching the cell’s membrane
as shown in Figure 2.21 (a). The electrical resistance through the pipette’s opening is
monitored during the approach. Its rise and a slight indentation in the membrane’s surface
have to be observed before the excess pressure is released. This causes the membrane
to be sucked into the pipette 2.21 (b) increasing the electrical resistance to several GΩ.
Applying a small depression at the glass pipette can assist this giga-seal formation. In
the cell-attached configuration small currents through single ion channels can be measured
because of the large seal resistance. The small membrane patch in the pipette can be
removed 2.21 (c) by applying either a depression or a voltage pulse at the pipette. Both
have to be kept as short as possible in order to prevent damage to the cell. In the whole-cell
configuration the entire intracellular space is electrically contacted through the pipette.
IP
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+
VOut=RIP IP
+
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VP
+
VI~IP
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Figure 2.22: Simplified circuits for (a) the voltage-clamp and (b) the current-clamp mode of
the patch-clamp-technique. In the first case the pipette’s voltage VP is fixed, the current IP is
converted to a voltage and read out through a feedback loop. The second OPAMP stage removes
VP and delivers the control variable for the second feedback loop in the current-clamp mode. The
figures were adapted from [57].
The intracellular voltage now equals the pipette voltage VP and the total current through
the cell’s membrane equals the pipette current IP . In voltage-clamp experiments the in-
tracellular voltage is kept constant whilst the membrane current is monitored as shown
in Figure 2.22 (a). This mode is particularly suited for the investigation of ion channel
kinetics. In the current-clamp mode the intracellular voltage is measured for a fixed mem-
brane current. Action potentials as shown in Figure 2.5 are recorded in this mode. A good
introduction to the patch-clamp technique is given in [57]
2.3.3 Extracellular Recording and Stimulation
In the first part of the following section the three extracellular recording devices: multi
electrode array (MEA), open gate (OG)-FET, and floating gate (FG)-FET are presented.
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Their working principle is explained and a brief overview of the theory behind the extra-
cellular signal detection is given.
The second part gives an introduction to the extracellular stimulation. The different
stimulation mechanisms of MEAs and FG-FETs are presented and a brief theoretical ex-
planation is given.
Devices for Recording from Electrically Active Cells
Many devices exist, with which signals from electrically active cells can be recorded extra-
cellularly. They are mostly fabricated in a 2-dimensional array, with the cells of interest
cultured inside an electrophysiological solution on top. Electrically active cells such as
neurons exhibit a time-dependent ion flow through their membrane. This flow of charge
carriers causes a voltage drop in the ∼100 nm [58, 59] wide cleft between the cell and the
underlying sensor.
Micrometer-sized metal electrodes, known as multi electrode arrays (MEAs) [10–12], con-
nected to the high impedance input of an operation amplifier can detect this voltage drop.
In Figure 2.23 the general structure of a MEA is illustrated. A metal layer (platinum [60],
titanium nitride [61], gold [62], . . .) is deposited onto a substrate (silicon, quartz, poly-
mer, . . .) and structured into thin leads terminated by a pad. The metal leads are then
passivated by one or more passivation layers (silicon oxide, silicon nitride, . . .), protecting
them from the electrolyte. In the final processing step holes are etched into the passivation
covering the metal pads. These openings vary in size and define the sensor area.
Figure 2.23: (a) Top view and (b)
cross section of two microelectrodes in-
side a MEA. The dotted lines on the elec-
trodes outline a possible 3D structure.
(a)
(b)
Conductor
Insulator1
Insulator2
Substrate
This simple fabrication process is one of the big advantages of MEAs. Further, they
are very robust and can have a 3-dimensional structure as illustrated by the dotted line in
Figure 2.23. This facilitates the recording from i.e. brain slices. Their main disadvantage is
that every electrode requires a connection to the external readout electronics which severely
limits the possible sensor number and density.
This problem has been partially overcome by designing MEAs inside a CMOS process
with on chip amplification and filtering [19,20,63]. Nevertheless, since the signal amplitude
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Figure 2.24: Schematic of an (a)
OG-FET and (b) a FG-FET used
for the recording from electrogenic
cells. The signal is coupled capac-
itively into the transistor through
(a) the gate capacitance or (b) a
series connection of the sense and
gate capacitance.
greatly depends on the electrical resistance of the electrode/electrolyte interface, the sensor
area has to have a certain minimum size and hence the sensor density cannot be increased
indefinitely.
The usage of single FETs as extracellular sensors allows a much more aggressive scaling
compared to MEAs because they are active devices. The straightforward approach is
to grow the electrically active cells directly on the gate oxide [21–24]. This OG-FET
configuration is depicted in Figure 2.24 (a). The voltage change in the cleft, caused by
the transmembrane current, is added to the constant gate-source voltage that keeps the
transistor in an operating point with a high transconductance. The resulting change in
drain current is amplified and read out.
The more versatile, the FG-FET [27–29] is shown in Figure 2.24 (b). Here, the metal
gate is not contacted but left floating. The top side of the gate contact is covered with an
insulating film and forms the sensing area.
The design has several advantages compared to the OG-FET. Firstly, this configuration
can be fabricated in a standard CMOS process with the final metal layer serving as the
bottom plate of the sense capacitor. That is why this design was used in this thesis.
Secondly, the sensing area can be dimensioned independently from the transistor gate.
This allows the combination of a transistor with a high transconductance, which according
to Equation 2.10 requires a large width to length ratio for the gate, and a sensing area with
a width to length ratio close to unity. Finally, the sensitive channel region is protected
from the ions in the electrolyte, resulting in a longer life time of the device.
Modeling the Cell/Device Interface
The point-contact model [64] describes the electrical coupling between an electrogenic cell
and a capacitive sensor using a simple EEC as depicted in Figure 2.25. The cell’s membrane
is divided into the free membrane (FM) and the junction membrane (JM), each modelled
by the EEC described previously in Figure 2.3. Voltage-dependent ion channels of the type
i are described by the voltage dependent-conductances G
JM/AM
i and the electrochemical
driving force of the respective ion E
JM/AM
i . The conductivity of the cleft through which
the ions flow when the cell is active, is described by the conductance GJ . It depends
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Figure 2.25: Point-contact model of the cou-
pling between a cell, symbolised by the dotted
line, and a FG-FET. Electrolyte surrounds the
cell and is kept at a constant potential (for sim-
plicity it is at ground potential in the model).
The bulk voltage VB is assumed to be zero. A
detailed description is given in the text.
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significantly on the type of cell under investigation and on the type of coating used to
promote cell-adhesion to the substrate [58,59].
In the point-contact model the junction potential VJ(t) is considered constant across the
cleft and can be related to the intracellular potential VM(t) by applying Kirchhoff’s law:
Csense · dVJ(t)
dt
+GJVJ(t) = C
JM · d(VM(t)− VJ(t))
dt
+
∑
i
GJMi (VM(t)−VJ(t)−EJ0i ) (2.17)
with the sense capacitance Csense, the capacitance of the junction membrane C
JM , the
conductivity for the ions i of the junction membrane GJMi , and the reversal potential E
J0
i
of the ions i in the cleft (in comparison to the reversal potential E0i of the ions i in the bulk
solution).
The expression can be simplified using the following approximations [65]:
 The capacitive current through the sensing oxide is neglected:
Csense · dVJ(t)
dt
≈ 0
 The potential at the point contact is small compared to the membrane voltage:
VJ(t) VM(t)
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 The changes in ion concentration in the cleft with respect to the bulk solution can be
neglected. As a consequence, the respective reversal potential remains unchanged:
EJ0i = E
0
i
Applying these approximations to Equation 2.17:
VJ(t) =
1
GJ
(
CJM · d(VM(t))
dt
+
∑
i
GJMi (VM(t)− E0i )
)
This equation delivers the crudest possible description of the junction potential. It
enables basic simulations using for example a circuit simulation tool like PSPICE. Various
extensions have been proposed in order to give a more accurate description.
The sheet conductor model [66] for example models the junction as a 2-dimensional disk.
The junction potential is described by a cable equation leading to a significant increase
in complexity. The added value for a correct interpretation of recorded signal shapes is
negligible.
A more successful approach has been the incorporation of electrodiffusion and ion sensi-
tivity of the sensor’s surface. The former is caused by a change in the ion concentrations
inside the junction resulting in an electrodiffusive potential [67–70]. The latter causes OG-
FETs with for example silicon oxide as gate dielectric to have a K+ sensitivity of 0.5mV/pK
for a concentration range from 0.1mM. . .10mM [56, 69]. For a mathematical descriptions
of the different models the reader is asked to turn to the respective publications.
Devices for the Stimulation of Electrically Active Cells
MEAs and FG-FETs cannot only record from electrically active cells as described above,
they can also be used for the extracellular stimulation [13, 71]. Two stimulation mecha-
nisms exist, namely the Faradaic stimulation involving a charge transfer across the solid /
electrolyte interface and the capacitive stimulation where no electrochemical reactions take
place at the interface. Former enables a greater charge transfer but care has to be taken
so that the charge delivery is accomplished “safely”. This means, without the occurrence
of irreversible processes such as gas evolution due to water electrolysis, remarkable pH
changes, metal dissolution, or oxidation of organics, which may damage the cells.
For MEAs both mechanisms can be observed depending on the electrode material used
and on the potential applied to the electrode. Materials such as gold and titanium nitride
display a purely capacitive charge transfer as long as they are kept inside the electrolysis
free potential window. If platinum or iridium [72] are used as electrode materials faradaic
processes such as:
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Me+H+ + e− ⇀↽MeH
Me+H2O ⇀↽MeO + 2H
+ + 2e−
can be observed. This increases the charge delivery capacitance, significantly.
FG-FETs can also act as stimulation devices by applying a stimulation pulse to the
floating gate. Previous work [71] and the results in this thesis show, that if the floating
gate is contacted by a capacitor or a switch with a very high off impedance, the gate
remains floating during the recording and allows the application of a stimulation pulse.
The stimulation mechanism is capacitive because the insulator forming the sense capacitor
prevents any charge from crossing the phase boundary.
The stimulation can either be performed voltage- or current-controlled. For capacitive
MEAs, biphasic rectangular voltage pulses have been shown to have the highest stimulation
efficiency [73]. The capacitive stimulation using a semiconductor/insulator capacitor are
most effective with both rising and falling voltage ramps [74].
A two-domain-stimulation model [74], as in the case of the point-contact model, gives a
rough understanding of how both polarities can lead to a successful stimulation. The model
distinguishes between the free membrane and the relatively small membrane area, which is
tightly attached to the capacitor. Rising ramps trigger action potentials by depolarising the
free membrane; falling ramps on the other hand depolarise the attached membrane. This
causes the local opening of ion channels which enables ions to flow through the membrane.
The free membrane is depolarized further thereby triggering an action potential as well.
3 Design and Fabrication of the 64 x 64 pixel
CMOS array
The greatest challenge to any thinker is
stating the problem in a way that will allow
a solution.
(Bertrand Russell)
In this thesis, a high density 64 x 64 pixel CMOS array for the bidirectional coupling with
electrogenic cells was designed and fabricated. The chip called CALIBUR is to be used
in day-to-day electrophysiological in-vitro experiments, which required it to be passivated
against electrolyte solution and thoroughly encapsulated to withstand harsh cleaning pro-
cedures.
The cells of interest are rat neurons with a diameter of around 10µm. In order to record
signals from individual cells, the sensor spot size has to be in the same range or smaller.
Further, the sensor array should have the smallest possible pitch. This circumvents the
time consuming and often unsuccessful patterning step, which has to be performed in order
to place neurons on widely separated sensors. Finally, because of the small extracellular
signal amplitude of around 1mV or smaller, on-chip amplification as well as a calibration
of the measurement transistors is necessary. Latter has a significant impact on the de-
vice performance, because the threshold voltage difference, even between closely matched
transistors, exceeds the signal amplitude [75].
Only a chip designed in a commercial semiconductor process and passivated in a post-
process step can fulfil all the requirements outlined above. It has been shown previously by
Brenner et al. [26] in cooperation with the company Siemens/Infineon that this approach
involves great risks, because of the complex nature of a commercial semiconductor process
and the obvious challenge of passivating a chip against liquid electrolyte. But Infineon
has also shown [30] that a working system is possible, allowing extracellular recordings
in unprecedented detail [76]. The CALIBUR design includes a calibration mechanism
and on-chip amplifiers. It further has an integrated stimulation capability in every pixel
and is passivated in a simple post-process in contrast to the intricate process used by
Infineon. Access to the design software and to the commercial semiconductor process was
40 CHAPTER 3. DESIGN AND FABRICATION OF THE 64X64 PIXEL CMOS ARRAY
gained through Europractice, an initiative of the European Commission funded by the
EU Information Society Technologies (IST) Work Program. In the following chapter, the
chosen process will be described, followed by an in-depth description of the design. Finally,
the post-process step and encapsulation technique will be presented.
3.1 The AMIS0.5 Process
The American Microsystems Semiconductor (AMIS) 0.5µm process (AMIS0.5) was cho-
sen because it delivered many features at an acceptable price. The process offered three
aluminium metal layers (metal1, metal2, and metal3) and two polysilicon layers (poly1 and
poly2) as depicted in Figure 3.1. As a substrate <100> p/p+ epi wafers were used. In
order to decrease the step height between the final aluminium layer and the final passiva-
tion, an 800 nm layer of silicon nitride was deposited instead of the, for the process usual,
1.1µm. The minimum feature size of the AMIS0.5 process was 0.5µm and both 3.3V
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Figure 3.1: This section shows the thicknesses of the different layers in the AMIS0.5 process.
All the inter metal dielectrics (IMD) are planarised.
and 5V operating voltages were possible. Transistors for the latter case had a minimum
gate length of 0.6µm. The second polysilicon layer in Figure 3.1 was an extension to the
plain digital process and allowed a mixed signal design with resistors and capacitors. The
AMIS0.5 process had the following key features:
Poly buffered LOCOS (PBL) was used for AA isolation reducing the AA pitch. Typical
bird’s beak encroachment for PBL was 0.2µm (conventional LOCOS typically yields an
encroachment of 0.4µm [77])
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Retrograde wells had a lower lateral diffusion which allowed smaller N+/P+ spacing
across the well border with enhanced latch-up behaviour as compared to conventionally
diffused wells. Also, lower well sheet resistances was achieved and an additional advantage
was the good control of parasitic field-effect devices.
N+/P+ polysilicon gates: NMOS and PMOS transistors had a N+ respectively P+
doped polysilicon gate. This allowed a symmetrical design of the active devices and im-
proved the short channel behaviour of the PMOS transistors.
Salicide: The salicide was needed to short the N+ and P+ doped polysilicon gates. Also,
circuit packing density could be increased because the salicide allowed abutting straps with
only one contact.
Planarised IMD: This enhanced the step coverage of the metal lines.
Tungsten plugs: Contacts and vias were filled with tungsten which resulted in an en-
hanced step coverage of the metal lines. Also, it allowed the full stacking of vias which was
important during the design of the pixel array.
In addition to these features the process had both n- and p-wells as well as zener diodes
for electrostatic discharge (ESD) protection circuits. The process was provided by IMEC
together with the design kit and limited support.
The design kit (version 16.00) for the AMIS0.5 process contained 276 core cells (mainly
latches, flip-flops, and differently sized NAND and NOR gates) and 155 I/O cells. Some
of the I/O cells were 5V tolerant but no power supply or digital I/O cell was able to pass
5V into the core circuit. Also, no analogue I/O cells with ESD protection were provided.
These limitations were discovered very late in the design process and it was therefore not
possible to switch to an alternative provider.
As a result, the logic and the first amplification stages on CALIBUR worked with a
supply voltage of 3.3V and the output buffers with 5V. For sensitive analogue circuits,
where the bond pad was connected directly to the gate of a transistor, a simple transmission
gate was inserted into the signal path, which offered limited ESD protection.
The design kit provided fast, slow, and typical BSIM3v3 transistor models as well as var-
ious diode models. The simulations in this thesis were performed at 38 ◦C with the typical
NMOS and PMOS models. As an analogue circuit simulator, Spectre version 5.0.33.021904
was used. The circuit schematics were designed with the Schematic Composer version
5.0.33 USR2.34.8 and the layout was created in the Virtuoso Layout Editor version 5.0.33
USR2.34.8. All the afore mentioned tools were provided through Europractice from the
company Cadence (San Jose, USA). Design Rule Checking (DRC) was performed with
Calibre version 2004.3 9 from Mentor Graphics (Wilsonville, USA) because of its superior
performance. The layout versus schematics (LVS) test was also performed with Calibre.
A parasitic element extraction (PEX) could only partially be performed with Diva version
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5.0.33 USR2.34.8 from Cadence, because the design kit from AMIS just allowed parasitic
capacities to be extracted.
3.2 The Design
CALIBUR was based on the multi transistor array design from Infineon [30]. In particu-
lar the calibration and readout techniques [78] were utilised. Figure 3.2 shows the three
different operating modes of a single pixel of the CALIBUR chip.
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Figure 3.2: The three operating modes of the CALIBUR chip: (a) calibration of a pixel (b)
readout of a pixel (c) stimulation of a cell situated on the sense capacitor, which is connected to
the floating gate of the measurement transistor. A detailed description is given in the text.
Before a measurement was performed, all pixels had to be calibrated to compensate for
the threshold voltage mismatch of the measurement transistor M1. This mismatch was
caused by statistical dopant fluctuations in the channel depletion layer [79, 80] and was
normally distributed around zero. The standard deviation σ for a transistor with a gate
length L<2µm and a gate width W in the AMIS0.5 process is given by [81]:
σ =
√
A2
WL
+
B2
WL2
+
C2
W 2L
(3.1)
with A, B, and C being the process depend matching constants. For a measurement
transistor with a gate length of 0.7µm and a width of 12µm this resulted in a one-sigma
value of σ=4.6mV, which was bigger than the expected cellular signals of 1mV and smaller.
The calibration, as shown in Figure 3.2 (a), was achieved by forcing a constant current
I through the pixel, which was selected via the switch S2. The measurement transistor M1
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was operated in a diode configuration because of the closed calibration switch S1, whereby
charge accumulated on the transistor gate, setting M1 into the desired operating point
(OP). When S1 was opened, as shown in Figure 3.2 (b), the stored charge remained on
the gate and by closing S5 the pixel was brought into the readout mode. Since charge
injected onto the now floating gate during the switching of S1 was the same for all pixels,
no additional mismatch occured. Further, because of the large sense capacitor Csense, only
a small part of the charge effected the gate-source voltage of M1. As a result, all pixels
had roughly the same drain current in the readout mode. A cell signal induced change of
the drain current was compensated for by the negative feedback loop, which also amplified
and converted the signal current into a voltage.
Finally, every pixel could also be used for stimulation when S1, S2, and S3 were closed
as shown in 3.2 (c). Since the sense capacitor was significantly larger than the gate ca-
pacitance, most of the capacitive current reached the electrolyte. After the stimulation a
calibration step was performed to remove unwanted charge from the floating gate.
In the following sections the different building blocks of the CALIBUR chip will be
described starting with the pixel design, followed by the amplifier and the output buffer
design. In the latter sections a description of the digital control circuits, the test circuits,
and the signal/power routing will be given. Since CALIBUR is a full custom design made
at the transistor level all circuit schematics are shown. Further, a detailed account of the
simulations performed during the design process is given and the results for the different
analogue circuits are presented.
3.2.1 Pixel Array
The bidirectional pixel array was the most important part of the design. Signal power which
was lost here could not be recovered further down the signal path. Also, a small pixel area
allowed a higher sensor density, which greatly improved the odds of successfully interfacing
the pixel with a cell. Additional requirements, as a small signal mismatch between the
different measurement transistors, low power consumption, and a low potential of the
floating gate during readout, complicated the pixel design further.
Figure 3.3 (a) shows the circuit diagram of the pixel as it was realised on the CALIBUR
chip. 64 pixels were connected in a row, sharing the transistor M4, which acted as a
voltage controlled current source (VCCS). The sense capacitor Csense, which was in direct
contact with the electrolyte, was formed through the deposition of a high-k thin film in
a 4.1x4.1µm opening of the passivating silicon nitride on a metal3 pad. This pad was
connected to the floating gate of the measurement transistor M1, as shown in Figure 3.3
(b). The capacitor Csense formed a capacitive voltage divider with the in series connected
floating gate capacitor cFG [82, 83]. The corresponding small signal equivalent circuit,
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Figure 3.3: (a) Schematics of a single pixel in CALIBUR’s sensor array. VSSCO was the
analogue ground, Cal and Col were digital signals coming from the column decoder and V1 and
Vs were externally supplied analogue signals. The displaced section in (b) shows how the floating
measurement transistor gate was connected to the metal3 layer, which served as the bottom
electrode of the sense capacitor. The high-k was deposited in a post-process step and had a
thickness of 50 nm.
including the parasitic capacitance cpar, is shown in Figure 3.4. Ideally, the voltage on the
floating gate vfg is equal to cell induced voltage vcell.
The coupling factor CF which is defined as:
CF =
vfg
vcell
=
Csense
Csense + cfg + cpar
(3.2)
is in this case equal to one. This could only approximately be realised by making Csense
much larger than the other capacitances. Since the dielectric constant for the CALIBUR
post-process was not known at the time of the design process, the same sense capacitance
value of 120 fF as in the Infineon design was assumed. From the simulations shown in
Figure 3.5, a coupling factor of 0.76 could be calculated. The parasitic capacitance cpar
was caused by the drain depletion layer of the calibration transistor M2 and by parasitic
capacitances of the signal lines. Its value of 9.2 fF could be extracted by fitting Equation 3.2
to the simulated data of Figure 3.5.
Figure 3.4: Small signal equivalent circuit of the floating gate connected
to the sense capacitance Csense, the floating gate capacitance cFG, and all
parasitic capacitances summarised in cpar.
Csense
CFGCpar
Vsense
The drain contact area of M2 had minimal dimensions not only for keeping cpar small
but also to minimise the leakage of charge stored on the floating gate during calibration.
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Figure 3.5: Simulation of the coupling factor
(CF) for various sense capacitor sizes (Csense). A
value of 9.2 fF could be calculated for cpar by sub-
tracting the floating gate capacitance of 28.6 fF
from the fit-parameter a.
Figure 3.6 shows the drain current of M2 when the transistor was off (VGS = 0).
A relatively high leakage current can be seen for the 0.5µm gate length used in the CAL-
IBUR design. This was caused by the close proximity of the drain and source depletion
regions. This should be improved in a re-design of the chip by simply extending the gate
to 0.6µm or even 0.7µm, which greatly decreases the leakage as shown in Figure 3.6.
The largest transistor in the pixel was M1. Its output and transfer characteristics are
shown in Figure 3.7. The OP was set as such during the calibration that the transcon-
ductance gm1 was high and the potential of the floating gate did not exceed 1.25V. This
admittedly random value was chosen so small, that even the passivation with a“bad”high-k
thin film would result in a functional chip. The floating gate potential varied greatly with
the drain source current during the calibration, which was controlled by M4. Figure 3.8
(a) shows this in conjunction with the current to voltage relation for M4.
Factors which further controlled M1’s OP were the source voltage Vs and the voltage V2
which controlled the drain potential of M1 and M4 during the readout as shown previously
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Figure 3.6: The simulated drain current of the
calibration transistor M2 for three different gate
lengths when the transistor was in the off-state.
The drain-source voltage of M2 for a certain OP of
the pixel could not be calculated straightforward,
because M2’s source potential was not exactly
equal to V2, but had an offset, which depended on
additional parameters of the feedback loop. The
dotted lines show the OP for V2=0.675V and a
floating gate potential of 1.25V.
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Figure 3.7: Simulated characteristics of the measurement transistor M1. The dotted lines show
the OP for a drain current of 300µA (VFG=1.25V), a source voltage of Vs=3V, and a feedback
voltage of V2=0.675V. This OP was used for most simulations.
in Figure 3.2. This voltage was the same for all pixels in one row, in contrast to the drain
potentials of M1 and M4, which were set during the calibration and therefore vary. When
the entire row was clamped to the same potential during the readout, the drain source
voltages of M1 and M4 changed, resulting in a drain current mismatch. A quantitative
comparison for this mismatch with calibration ∆ICal and without ∆INorm is given by the
following equation [30]:
∆ICal
∆INorm
=
1
1 + gm1
gd1+gd4
(3.3)
with gm1 being the gain of the measurement transistor M1 and gd1 and gd4 being the output
conductances of the measurement transistor and the VCCS M4, respectively. The pixel OP
for a source voltage of Vs = 3V , a feedback voltage of V2 = 0.675mV and an M4 gate
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Figure 3.8: This simulation reveals how the floating gate potential depended on the bias current
during calibration (a). The current source M4 was controlled via the gate potential V1 (a) and for
a low current mismatch during readout, its output conductance (b) should be as low as possible.
The dotted lines show the OP for a drain current of 300µA (VFG=1.25V), a source voltage of
Vs=3V, and a feedback voltage of V2=0.675V. This OP was used for most simulations.
voltage of V1 = 1.4V is given by the dotted lines in the Figures 3.7 and 3.8 (b). In this
OP the current mismatch was lowered to a twentieth of the normal value (gd4 = 11 ·10−6 S,
gm1 = 485 · 10−6 S, and gd1 = 14 · 10−6 S).
A pixel could also be used for the extracellular stimulation as shown in Figure 3.9. The
switch S3 of a certain row was closed via a decoder, enabling the application of a stimulation
pulse through the additional input. The pixel of choice was selected in the calibration mode,
with S1 and S2 closed. Further, the current source M4 was turned off and the feedback loop
was opened. Also, the source voltage Vs of the measurement transistor was disconnected
via the off-chip switch S6. The plot in Figure 3.9 (b) shows how the voltage in the cleft
between cell and sense capacitor VJ changed and that it did not reach the 3.3V of the
applied simulation pulse. This was because the switches S1, S2 and S3 were realised as
NMOS pass transistors. When the voltage on the floating gate reached 3.3V - Vt = 2.6V
the last NMOS in the chain M2 closed and the floating gate voltage could not increase
further.
The final layout of the pixel is shown in Figure 3.10 (a). In order to minimise the pixel
area, four pixels were combined into one super-pixel (Figure 3.10 (b)-(c)). All the mea-
surement transistors had a common p-well, and the eight NMOS transistors shared one
n-well. All the pixels of one row were connected through a horizontal metal1 line which
was connected to the amplifier circuit and the stimulation switch. The signals ColA/B and
CalA/B as well as the power supply Vs for the pixels were realised in vertical metal2 lines.
Care had been taken to cover as much of the measurement and calibration transistors as
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Figure 3.9: (a) Schematics and (b) simulation of the stimulation procedure on the CALIBUR
chip.
possible with higher metal layers. This was done in order to minimise charge carrier gen-
eration by light, which would have added noise and increased the leakage from the floating
gate after calibration. In the final array the super-pixels were mirrored alternatingly in
the horizontal direction as depicted in Figure 3.10 (c) to further group NMOS and PMOS
transistors. The n-wells were strapped with the analogue ground VSSCO used for the core
analogue circuits.
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Figure 3.10: Four pixels were grouped into one super-pixel as shown in (a) and (b). The array
was created out of 32 x 32 super-pixels alternatingly mirrored along the vertical axis (c). Along
the top and bottom of the array, thick metal1 lines supplied the source voltage of the measurement
transistors. In the corner of every super-pixel five n-well straps were placed. The dashed line in
(a) marks the position of the focused ion beam section displayed in Figure 5.4.
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3.2.2 Amplifier and Output Buffer
In general, an amplifier has to provide a high gain, that is constant both for the desired
frequency and the expected input signal range. It should add no additional noise and be
stable with a short settling time. During the iterative design and optimisation steps needed
for a particular amplifier, trade offs between all these requirements have to be made. Also,
the final circuit has to be implemented on a limited amount of silicon area, which limits
the possible performance.
Figure 3.11: Circuit diagram of the
amplification stage on the CALIBUR
chip. A detailed description is given in
the text.
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The amplifier design on the CALIBUR chip enabled a readout of the entire 64 x 64 pixel
array at a minimum frame-rate of 3 kHz with a gain of 80 ·10−3 S (this included the output
buffers). Every signal row was connected to one amplifier as shown in Figure 3.11. The
analogue power supply VDDCO and ground VSSCO were locally separated from the digital
power supply VDD and ground VSS in order to prevent switching noise from the digital
circuits. A pixel was selected through the column decoder in the measurement mode by
closing the respective switch S2 whilst keeping S1 open. A voltage change on the floating
gate changed the drain current of M1. This excessive current could not flow into the
current source M4, but was compensated by the negative feedback loop. This loop could
be opened during the calibration by turning off M5. At the heart of the feedback circuit
was a simple differential amplifier, whose output was connected to the transistor M12. This
transistor was biased by the current source M11 and a change in its gate-source voltage ∆V
compensated the drain current change ∆I of M1. The voltage change ∆V was also applied
to the gate of M15 where it was again converted into a current change ∆IOut. The current
source M13 providing the bias current through M15 was calibrated in the same way as the
pixel array. After the calibration of the last column, M5 and M14 were turned on and a
constant current was forced through M15. This current depended on the bias voltage of the
differential amplifier, which had been set during the column calibration. When M14 was
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turned off the charge on the gate of M13 was stored, keeping the current source in its OP.
The circuit simulations were challenging because in the readout mode the sensor pixels
contained floating nodes. Since the signal in the first stages of the amplifier consisted of
very small voltage and current changes, special care had to be taken to achieve convergence
to a correct solution. Firstly, the power sources in the circuits were ramped up from zero at
the start of every transient simulation. This was done so that circuit simulator could find
the correct starting conditions. Secondly, to insure the correctness of the simulated results,
small convergence criterions as shown in Table 3.1 were used together with a conservative
parameter set.
Table 3.1: Important spectre parameters used for the transient simulations.
Relative convergence criterion (reltol): 1e-6
Voltage absolute tolerance convergence criterion (vabstol): 1e-9
Current absolute tolerance convergence criterion (iabstol): 1e-12
Minimum conductance across each nonlinear device (gmin): 1e-12
Finally, all simulations were performed on a super-pixel with two amplifiers connected to
its OutA and OutB ports. The quality of the simulation could be estimated by comparing
the signals from the four sub-pixels.
Figure 3.12 shows the signals from the two sub-pixels in column A (AA and AB) during
a calibration and two consecutive readout steps. The simulation was performed with the
following voltage biases: Vs=3V, V1=1.4V, V2=0.675V, and V3=2.3V. First the columns
A and B were calibrated with the FGs of the measurement transistors of pixels AA and
AB reaching a voltage of 1.264V (Figure 3.12 (a)). Charge was injected onto the floating
gate node during the switch-off process, increasing the FG potential to 1.31V. As predicted
(p. 43), the voltage increase was the same for all pixels and so it could be neglected. During
readout the FG potential dropped to 1.251V.
As shown in Figure 3.12 (c), the change in drain current of 0.2µA at an input voltage
change of 1mV at the measurement transistor, was compensated by the feedback loop. The
corresponding voltage change at the output of the differential amplifier resulted to 6mV
(3.12 (b)). This voltage change was again converted into a current of ∆Iout = 10µA (3.12
(c)) at the output of the amplifier, resulting in an overall gain of 10mS for the amplifier
stage. Since a current readout technique was used and the signal rows were clamped to a
constant potential, parasitic capacitances from the signal line itself or from the connected
transistors did not have a negative impact on the pixel bandwidth. It can be seen from
the simulations that the amplifier with the feedback loop is stable and has a short settling
time.
If column B was selected for readout, the current levels through M5 and M15 were a bit
lower compared to when column A was active, as can be seen in Figure 3.12 (c). This effects
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Figure 3.12: Plot (a) shows the
floating gate potentials of the pix-
els AA and AB in a super pixel
during calibration (before the first
vertical dotted line) and two con-
secutive readout steps (before and
after the second vertical dotted
line). In between the two read-
outs, the potential Vin on the
sense capacitor was changed from
0V to 1mV. This simulated a cell
signal. Both FGs show the same
potential change caused by charge
injection during switching. Plot
(b) contains the output voltage of
the feedback loop, which was con-
nected to the OutA port of the
super-pixel. This corresponded
to the gate-source voltage of M15.
The drain current of M15 is plot-
ted together with the source cur-
rent of M5 in (c). The final plot
(d) shows the the signal levels of
the ColA and ColB lines. First
the two pixel columns were cali-
brated and then readout twice.
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stemmed from additional charge injected onto the floating node during the calibration of
the current source M13. To ensure a correct calibration of M13, one column had to be
selected so that M15 was biased correctly. Since the pixel array was calibrated from left to
right this was always the last column, which could be calibrated a second time with M5
open, removing the unwanted offset.
The circuit diagram of the differential amplifier is given in Figure 3.13 together with its
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Figure 3.13: (a) Circuit diagram and (b) transfer characteristics for the differential amplifier.
3.2 The Design 53
M16L
0.5/6
inLoad
v
4
inReal
v
4
BufferOn BufferOn
V
D
D
C
O
V
D
D
C
O
V
D
D
A
5
out
M17L
4/30
M18L
1.2/5
M16
0.5/6
M17
4/30
M18
1.2/5
M20
0.6/8
M19
0.6/6
M21
1.4/40
M22
0.7/30
M23
0.7/30
M24
1/80
M25
1/80
Figure 3.14: Circuit diagram of the output stage. The transistors working with a power supply
of 5V are drawn with thick lines. A detailed description is given in the text.
DC characteristics. The open loop gain of the amplifier was reduced to 15.7 dB by the
transistor M10 in order to prevent the amplifier from becoming unstable.
The 64 amplifiers were connected to 8 output buffers via eight 8-to-1 multiplexers. Latter
consisted of NMOS pass transistors which either connected the amplifier to a dummy load
(M17L/M18L) or to the output stage (M17/M18/M19) as shown in Figure 3.14. The pass
transistors M16 and M16L were closed during the calibration of the VCCS M13 in the
amplifier stage. When they were open the current from the amplifier was forced into M18,
which was biased by the VCCS M17. The resulting change in the gate-source voltage of
M18 was applied to the gate of M19. Its drain current biased a PMOS current mirror which
was followed by a cascode NMOS current mirror with an overall gain of 8. In order to
increase the output range, a power supply of 5V was used for the current mirrors instead
of the 3.3V used for the core circuits.
One requirement for the amplifier and output buffer was the linearity of the gain over
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Figure 3.15: Simulation of the overall gain of the CAL-
IBUR chip. It was constant over the required input volt-
age range. The deviation around zero is a simulation ar-
tifact caused by the faster decrease of the input signal
towards zero compared to the output signal.
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an input range of ±5mV. The plot in Figure 3.15 shows the overall gain of the amplifier
and output buffer. At the pixel input a voltage step of varying amplitude was applied and
the difference in output current was calculated. The gain was calculated as the current
difference divided by the input voltage difference. The increase in gain around zero was a
simulation artifact, because the input voltage difference decreased faster towards zero than
the output current difference.
The entire signal path can be seen in Figure 3.16. An off-chip current source provided a
common-mode current through the final on-chip NMOS current sink. The difference current
was converted into a voltage by the resistor RIV in the feedback loop of an operational
amplifier. Finally, the voltage was converted into a digital signal. The maximum power
consumption of the chip was 100mW during calibration and 260mW during readout. These
values were calculated by placing current probes at the power supply pins in the simulation
of one super pixel with two amplifiers and one output buffer. The measured currents were
multiplied with the respective power supply voltage and the total row/channel number on
the chip.
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Figure 3.16: The sensing array consisted of 4096 pixels arranged in 64 columns and 64 rows.
Each one of the signal rows was connected to one amplifier stage. Eight 8-to-1 multiplexers
connected the 64 amplifiers to 8 output buffers. Every channel was read out by an off-chip
current to voltage converter and finally converted to a digital signal.
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3.2.3 The Digital Circuits
Since speed was not a critical parameter of the design, a straightforward approach could
be realised for the design of the on-chip decoders. This included the stimulation decoder,
used to select a specific row, and the calibration/readout decoder, that selected the desired
column. The layout of both decoders was pitch-matched to the sensor array. Figure 3.17
shows how the basic decoder was realised using a static NAND gate followed by an inverter.
The word-lines of the column decoder in Figure 3.18 were split into four groups, with two
vertically mirrored super-pixel columns in every group. They were joined with the buffered
and inverted calibration line (calPix) using a NOR gate. The calibration was only active
if calPix was set to high since the active word line was low.
A verilog model of the decoders was generated from the schematics and simulated (data
not shown) using NC-Verilog from Cadence. The digital circuits operated with a power
supply of 3.3V. The relevant definitions for high and low can be found on page 24.
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Figure 3.17: Row and columns were selected via 6Bit decoders, which consisted of 64 NAND
gates with 6 inputs each (a,b). The address bit lines A0:5 were driven by two respectively three
inverters (c). The input of the first NAND6 gate was for example: A¯0, A¯1, A¯2, A¯3, A¯4, A¯5
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Figure 3.18: (a) The word lines of the column decoder were coupled (b) with 64 NOR gates ,
which generated the calibration signal depending on the state of the buffered and inverted pixCal
signal (c).
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3.2.4 Test Circuits
In this section the various test structures and circuits of the CALIBUR chip are described.
In the simplest test circuit, the output of a VDDCO cell (a cell used for supplying power
to the core) from the AMIS design kit, was connected to a single bond pad. This was
done in order test the cells ability to serve as an analogue input or output with basic ESD
protection.
Next, a chain of three inverters as shown in Figure 3.19 was made accessible through
the standard CMOS input (IBUF) and output (B2CR) buffers. With this circuit the delay
added by the package and the socket was measured. Also, it posed a simple method to
check if chip and measurement equipment were set up correctly.
invTestIn
1 4 4IBUF B2CR
invTestOut
Figure 3.19: A chain of three inverters was built
into the chip, giving the future user the possibility of
an integrity check.
Since the calibration and readout of a pixel were complicated processes with many pa-
rameters, one pixel with most of the amplification stage attached to it was realised on
the CALIBUR chip as a test circuit as shown in Figure 3.20. With this circuit the basic
performance of the calibration and amplification was measured. The sense capacitor which
was formed after the deposition of a high-k layer, with liquid electrolyte as the top elec-
trode, had to be replaced by an on chip capacitor. This was possible by using the analogue
extension described in the introduction to this chapter. The capacitor formed between the
two polysilicon layers had a size of 120 fF.
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Figure 3.20: Diagram of the am-
plifier test circuit consisting of a
single pixel connected to the feed-
back amplifier. With this circuit
the calibration and readout pro-
cess can be characterised in depen-
dence of the various tuning param-
eters, without the need for a post-
process step.
The digital signals coltest, caltest, and VmeasureTest were independent from the control
signals of sensor array and the main amplifiers. Only V1, V2, V3 and Vs were shared with
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the rest of the chip. Vsource was only shared with the source contact of a single floating
gate PMOS transistor, that had the same dimensions as the measurement transistor in the
pixels. The drain contact of this transistor was also directly accessible from the outside,
thereby enabling the measurement of output and transfer characteristics.
Finally, two metal3 pads with a size of 10.2µm x 10.2µm and a nitride opening of
4.1µm x 4.1µm, as well as one pad with a size of 50µm x 50µm and a nitride opening
of 44µm x 44µm were directly connected to bondpads. They could be used for physical
characterisations of the dielectric passivation deposited in a post-process.
3.2.5 Final layout
The final layout of the CALIBUR chip can be seen in Figure 3.21. The 800µm x 800µm
pixel array was flanked on the left by the row decoder and on the bottom by the column
decoder. The address lines were driven by inverters placed above and to the left of the
respective decoder. Four 50µm wide metal1 crosses were placed in either corner of the
sensor array. They will serve as reference marks with which a coordinate system is going
to be generated during electrophysiological measurements, allowing the user to identify the
columns and rows of interest. The amplifiers were placed on the right side of the sensor
array. On the rightmost side of the layout the 8 output leads can be seen enclosed by a
u-shaped analogue ground supply line in metal2 (pink) and the analogue 5V power supply
in metal1 (blue).
As mentioned previously, care had to be taken to prevent digital noise from disturbing
the analogue signals. In addition to the power supply separation described previously,
a guard ring was placed between the pixel array and the decoders, removing free charge
carriers in the substrate. Also, all digital signal lines were placed as far away as possible
from the analogue outputs. For the cases where an overlap could not be avoided, the line
widths were kept as small as possible so that the crosstalk was minimal.
The final layout was surrounded by the scribe lane. This was done in order to protect
the chip from humidity entering the cracks that could form during the sawing of the die.
Before the design was sent to IMEC for fabrication a final layout vs. schematic check was
performed revealing no discrepancies between layout and schematic.
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Figure 3.21: Final layout of the CALIBUR chip. Only the three metal layers (metal1 bright
blue, metal2 pink, metal3 dark blue) are shown. The chip had a size of 4.7mm x 4.7mm. The
pixel array was flanked by the 64 amplifiers and the two decoders.
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3.3 The Post-Process
After its fabrication the chip had to be post-processed and packaged in several steps.
Firstly, a thin film was deposited onto the chip, forming the dielectric of the sense capaci-
tors. Secondly, the film was removed selectively from the bondpads. Thirdly, the chip was
glued to a ceramic package and wire-bonded. Finally, everything except for the pixel array
was encapsulated with a silicon glue. These steps are explained in detail in the following
sections. Additionally, results from the preliminary tests of different dielectric thin films
are presented.
3.3.1 High-k Thin Film Deposition and Characterisation
Materials with a relative dielectric constant r (or κ in English literature) larger than that
of SiO2 (r=3.9) are called high-k materials. Deposited with a thickness below 100 nm they
are called thin films and have been the “holy grail” of the semiconductor industry since
the 1990s. They are supposed to substitute the ever thinner gate oxides made out of SiO2,
which exhibit a very large leakage current [84]. Because of their high dielectric constant
they can be thicker, greatly decreasing the leakage current, without sacrificing the gate
capacitance. This is their advantage over SiO2, because as shown in Section 2.2.1, the gate
capacitance Cox has a significant impact on the device performance. Only of late has the
first generation of high-k materials been introduced by the industry. For the 45 nm node,
Intel for example is using a hafnium-based gate-oxide and a metal-gate contact [85,86].
High-k films are also playing an important role in the Dynamic Random Access Memory
(DRAM) industry [87]. Information is stored as charge on a capacitor in a DRAM cell and
the drive to ever smaller features has reduced the capacitor’s capacitance from generation
to generation. A solution to this problem has been the implementation of 3D capacitors
with high-k thin films as dielectric material. At first, the electrodes were made out of
polysilicon but inhomogeneous doping and a high resistance has forced the introduction of
Metal Insulator Metal (MIM) capacitors.
For the CALIBUR chip a new kind of capacitor structure was needed. Since the chip was
interfaced with cells cultured in liquid, the sense capacitor had aMetal Insulator Electrolyte
(MIE) configuration. The requirements for the final insulating material were very stringent.
First and foremost it had to passivate the chip against the electrolyte with which it was
to be in contact over weeks. The Si3N4 deposited in a standard semiconductor process is
not made for these extreme conditions, often showing cracks and protruding aluminium
spikes [88].
The quality of the final passivation is determined both by how well it protects the
underlying aluminium layers from anions in the electrolyte and by the size of its band gap
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and disruptive strength. The former is important because anions are known to greatly
accelerate the corrosion of aluminium [89]. A good protection is only formed if the final
passivation is deposited even in the smallest of cracks of the Si3N4 layer and if it is not
dissolved in the electrolyte over time.
The latter two properties in addition to a low defect density in the dielectric were im-
portant for the passivation of the power lines on the chip. Because of their high voltages
their passivation was most susceptible to degradation. In addition to these requirements
the film also had to have a unit capacitance of 0.72µF/cm2 or larger, since it served as
the dielectric of the sense capacitor. The high value was needed in order to achieve the
coupling factor predicted on page 44. A value this high could only be achieved with a
high-k material, because a certain minimal thickness was needed to protect the chip from
the electrolyte.
Finally and most challengingly, the deposition of the final passivation on the aluminium
sensor pads had to be performed after the back-end process . This left a thermal budget
of 400 °C for the deposition on a very rough surface, which was caused by stress relaxation
during the final burn in of the chip after the Si3N4 deposition. The hillocks formed during
this step [88, 90] can reach a height of hundreds of nanometers, making any passivation
with a sub 100 nm film close to impossible.
Infineon has overcome this problem for their chip by depositing platinum bottom elec-
trodes on the last vias in the process. They then sputter a 40 nm multi-layer stack of TiO2
and ZrO2. Because of the sandwich structure, the leakage current is kept to a minimum,
even though a low growth temperature is used [91].
It was one of the main goals of this thesis to passivate a fully processed chip in a simple
post-process. Literature [92] suggests, that an aluminium bottom electrode and Si3N4 as
dielectric can result in reliable MIM capacitors. The best quality is apparently achieved on
a smooth surface of a thin electrode. The results gained from MIM capacitors are only of
limited value for the study of MIE structures, though. This is because the leakage of a MIM
capacitor is determined solely by the band gap of the dielectric and the number of defects.
In a MIE structure on the other hand, the effects of the electrolyte have to be taken into
account, especially when it comes to the long term stability. TiO2 and HfO2 [91, 93] as
well as DyScO3 and yttria stabilised zirconia [94] have already successfully been interfaced
with cells, but in all cases a smooth dielectric layer on silicon is used as a substrate. Also,
in the case of the last two materials long term stability is an unsolved issue.
Two deposition methods were considered to be best suited for the challenge at hand. The
Pulsed Laser Deposition (PLD) was kindly provided by the Institute of Bio and Nanosys-
tems 1, Research Centre Ju¨lich, Germany. Also, the Atomic Layer Deposition (ALD)
promised great potential and was kindly provided by the Dielectric Thin Film Labora-
tory, Seoul National University, Korea. Both methods are introduced in their respective
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subsections.
The electrochemical IV characterisation of the thin films was performed in an electrolyte
consisting of 100mM NaCl dissolved in deionised water, using a three electrode setup as
shown in Figure 3.22. A potentiostat controlled the potential difference between theWork-
ing Electrode (WE) and the Reference Electrode (RE) by adjusting the current flowing from
the Counter Electrode (CE) to the WE. The circuit diagram is that of a basic potentiome-
ter [95] shown to explain the working principle of a potentiometric measurement. The
actual experiments were performed with a PAR 283 from Princeton Applied Research.
Figure 3.22: A potentiostat was used to measure the
leakage current in dependence of the applied bias volt-
age. The setup is explained in detail in the text.
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The substrates are described in detail in the following subsection. Briefly, ohmic aluminium
contacts were formed on the front and back side of a silicon wafer. A high-k thin film was
deposited on one side and the substrate was mounted into an electrochemical teflon cell.
An o-ring with an inner diameter of 6mm sealed the cell and defined the surface of the
WE which was contacted through the backside contact.
In general, during a potentiometric measurement the potential of the WE, VMeas, is
measured with the RE 1 and compared with the set voltage Vset by the operational amplifier
(OPAMP) A. The OPAMP A then forces a current proportional to the voltage difference
into the CE. The current can only flow into the WE (the RE is connected to the input of
OPAMP B) where it is converted into a voltage by OPAMP C.
In order to polarise the WE and CE before the voltage at the WE was swept over a certain
voltage range, a DC potential equal to the starting potential of subsequent sweep was
applied for 20 s. All electrochemical measurements were performed with voltages applied
against the reference electrode.
Dry CV measurements were also performed on the most promising high-k thin films.
For this purpose circular gold top electrodes with diameters ranging from 1.13mm to
1 For the measurements in this thesis a commercial Ag/AgCl electrode (DRIREF-5SH) from World
Precision Instruments was used.
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0.1mm were deposited via thermal evaporation. CV characteristics in dependence of volt-
age and frequency were acquired with a 590 CV Analyzer (Keithley, Cleveland, USA) and
a HP4284A precision LCR meter (Hewlard Packard, Palo Alto, USA)
Aluminium Test Structures
In order to find a high-k thin film fitting all the requirements outlined above, a simple test
structure, as depicted in Figure 3.23 (a), was fabricated. On the front and back of a P<100>
silicon wafer with low resistivity (0.01-0.02Ωcm), 100 nm and 400 nm of pure aluminium
were deposited by e-beam evaporation, after the native SiO2 had been sputtered off. The
front aluminium was made that thin, because results in the literature [96–98] suggest, that
the maximum hillock height increases linearly with the metallisation layer thickness and
with the logarithm of the annealing time 2. It was important to keep the hillock height and
density on the test substrates comparable to those on the final metal layer of the CALIBUR
chip.
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Figure 3.23: The test substrate (a) used for characterising the different high-k thin films (not
drawn to scale). The AFM image (b) shows that the maximum hillock height on the front side
aluminium is around 30 nm. The surface morphology of the metal3 aluminium of the AMIS0.5
process (c) is very different compared to the test structure’s but the maximum hillock height
and distribution are comparable. The white region on the upper side of the image is the Si3N4
boundary of the sense capacitor.
In Figure 3.23 (b) an Atomic Force Microscopy AFM picture of the front-side aluminium
layer after a 12 min anneal at 325°C is shown. The measurement was done with the
scanning probe microscope Multimode II together with the NanoScope IV Controller (Veeco
Instruments Inc.). Hillocks were still present but their height was just below 30 nm and a
mean surface roughness of 1.52 nm was acceptable. The surface morphology of the metal3
aluminium from the CALIBUR chip is shown in Figure 3.23 (c). The interconnects of
the AMIS0.5 process were not made out of pure aluminium but of an alloy in order to
2The annealing temperature was kept at 400 °C during these experiments.
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have as large grains as possible 3. Also, they were sputtered and not e-beam-evaporated
as the aluminium on the test structures. These are the reasons for the great difference
in surface morphology, which can be seen in the two AFM images. This difference surely
influenced the coverage and thereby the properties of the thin film but for testing the growth
properties on aluminium the test substrates fully sufficed. The frontside aluminium could
be contacted easily from the backside because ohmic contacts had been created on both
sides during the annealing step.
GdScO3/BaTiO3 Films Grown Using Pulsed Laser Deposition
The PLD technique is well established and extensively described in the literature [99]. In
the following only a very brief introduction will be given. As shown in Figure 3.24 an ultra
violet laser is fired in short pulses onto a rotating target, stoichiometrically vaporising a
small part of the surface. A plasma plume is created which moves perpendicularly away
from the target because of the pressure gradient at the surface. Upon arrival on the
substrate, which is mounted perpendicular to the plume, the plasma species sublimate. A
SiC heater controls the substrate temperature during the deposition. The main advantages
of PLD are its ability do ablate almost any material combination because of the high power
density of the laser. Moreover, the pulsed nature of the process permits a precise control
of the film stoichiometry and thickness. The greatest drawbacks with the PLD technique
are the inhomogeneity in films deposited on a large surface and the formation of unwanted
micron-sized droplets on the substrate’s surface
Figure 3.24: Schematic of the on-axis PLD process.
The laser has a repetition rate of 2Hz and a wave length
of 248 nm. Every pulse has a length of 25 ns and an
energy density of approximately 5 J/cm2. This image
was adapted from [100].
As a material system of choice a multi-layer stack of the rare-earth scandate GdScO3
(GSO) and BaTiO3 (BTO) was selected. GSO has been proposed as a replacement of
SiO2 in MOSFETs because of its low leakage and dielectric constant of around 20 [101].
BTO in its crystalline form is a ferroelectric with a high dielectric constant, but also in its
polycrystalline or even amorphous form a dielectric constant above 30 is observed [102]. It
has been shown that a combination of these two materials on a SrRuO3 electrode combines
3This greatly decreases void formation because of electromigration.
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the respective advantages resulting in a close to frequency-independent r of 35 for a system
consisting of 5 nm double layers with a BaTiO3:GdScO3 ratio of 0.7 to 0.3 [103].
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Figure 3.25: Microscopic (a) and AFM image (b) of a 42nm multi-layer stock of GSO and
BTO on an aluminium electrode. The inset in (b) shows the surface of the underlying aluminium
at the same sale as the larger image.
Eight double layers (8 · 5 nm= 40nm nominal thickness) of the same multi-layer system
were deposited on the aluminium test substrates. Stoichiometric sintered powder cylinders
were used as targets and the deposition was performed at 2 · 10−3mbar in an oxygen
atmosphere. The actual thickness of the stack was 42 nm as measured with Rutherford
Backscattering (RBS). The microscopic image in Figure 3.25 shows a smooth surface with
some small black dots. Since this image was taken with a Differential Interference Contrast
(DIC) lens, small differences in height already result in a strong contrast. Therefore an
AFM image was taken (b) in order to verify that the height of the hillocks had not changed.
The image clearly shows that the grainy surface morphology from the underlying aluminium
surface has disappeared and the hillock height has not increased during the deposition. The
SiC substrate heater was supplied with a current of 1.5A. This value, determined through
a measurement series, was the highest possible heating current in which the hillock hight
and density in the aluminium layer did not increase.
The IV curve in electrolyte is shown in Figure 3.26. The current during the sweeps in-
creased with increasing WE potential clearly indicating that an ohmic leakage was present
in the system. The GSO/BTO multi stack clearly did not passivate the aluminium suf-
ficiently. The small decrease in current from sweep one to the two subsequent sweeps
was caused by the depletion of dissolved oxygen at the WE, which was readily oxidised.
An increase in the WE voltage to 1.5V lead to the degradation and subsequent break of
the dielectric. A rough approximation of the dielectric constant could be made from the
IV curves by assuming that the lowest current density in Figure 3.26 after the polarisa-
tion phase Jmin only consisted of the capacitive current flowing across the WE. Using the
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Figure 3.26: This plot shows the IV characteris-
tics of a 42 nm GSO/GTO multi-layer stack on alu-
minium. The voltage at the WE was swept with a
rate of 100mV/s. After the first three sweeps the
measurement was restarted with a 20 s bias and a
voltage limit of 2V.
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following basic equation:
Jmin · d
0
dU
dt
= r (3.4)
with d being the thickness of the stack, 0 being the permittivity of free space and
dU
dt
being
the sweep speed, a relative dielectric constant r for the GSO/BTO stack of 9.5 could be
approximated. This value is a factor of 3-4 smaller than expected. The main reason for
this discrepancy is probably the large leak and a different film morphology compared to
the published data [103].
Additional films were fabricated with a thickness of 50 nm but the properties could not
be improved. Also, the results proved not to be very reproducible which was attributed to
a poor film quality at such low deposition temperatures.
Films Grown via Atomic Layer Deposition
ALD is the method of choice if structures with a very high aspect ratio need to be coated
uniformly with a nanometer thick film. It is a Chemical Vapor Deposition (CVD)-based
growth technique utilising sequential, self-limiting surface reactions to provide atomic layer
control.
The film growth by CVD can be separated into eight steps as depicted in Figure 3.27.
The precursor molecules are brought into the reactor in gaseous form (1). During their
transport and diffusion to the substrate intermediate reactions take place (2-3). The gases
are then adsorbed on the substrate (4) and can diffuse on its surface (5). At nucleation
points they start to form islands (6) which grow and form a closed film. Product gases
can desorb from the substrate’s surface (7) and are pumped out of the reactor (8). In the
special case of ALD two or more dissimilar vapor-phase reactants are used alternatingly.
After an atomic layer of the first material has been formed in a self-limiting process, all the
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Figure 3.27: Various kinetic processes occurring
during CVD. This figure was adapted from [104]
un-reacted vapor is pumped away before the second reactant is injected into the reactor.
It now reacts with the previously deposited layer, stopping after an atomic layer has been
formed. This process is repeated to build up thicker films. The main advantages of ALD are
its coverage of extremely rough surfaces and the exact thickness control and reproducibility.
Its main limitation is the low deposition speed.
For the post-process of the CALIBUR chip three material systems were investigated.
TiO2 (TO) was chosen, because it has been successfully used as a biocompatible passivation
material. Al2O3 (AO) was selected because in literature a very low leakage current even for
films deposited at a very low temperature (<100°C) is described [105]. Since the dielectric
constant of aluminium oxide is not particularly high (r=8) a multi-layer system of Al2O3
and HfO2 (r=25) was tested as a third option. All the layers had a thickness of 50 nm
with the Al2O3/HfO2 (AO/HO) multi-layer consisting of a 10 nm AO and 15 nm HO double
stack. The deposition was done in a traveling-wave-type ALD reactor (Evertek Co., Plus-
100) with O3 as oxidant and the following deposition parameters:
Table 3.2: Parameters for the ALD.
Layer Temperature Precursor
TiO2 250°C Titanium Tetraisopropoxide (TTIP)
Al2O3 150°C Trimethylalumium (TMA)
Al2O3/HfO2 250°C TMA and t-Butoxytris(ethylmethylamido)hafnium
(BTEMAH)
The Light Microscopic (LM) micrographs of the three films in Figure 3.28 show a clear
difference in surface morphology. The mottled surface of the TO suggests that the film did
not form a compact layer. The electrochemical IV characteristics confirmed this assumption
because a leakage current density of 1 · 10−6A/cm2 was measured around 0.3V versus the
reference electrode. For comparison the current through an uncoated aluminium surface at
the same voltage was around 1·10−4A/cm2. The same poor growth of TO on an aluminium
bottom electrode was observed with sputtered TO films of the same thickness. They also
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(a) (b) (c)
Figure 3.28: Micrographs of the three different dielectrics grown via ALD on the aluminium
test structures: (a) 50 nm TiO2, (b) 50 nm Al2O3, (c) 50 nm multi-layer of 10 nm Al2O3 and 15 nm
HfO2.
displayed a very large leakage current (data not shown).
The AO film looks compact except for a large number of small black dots that appear
bigger compared to the PLD grown film. As mentioned previously the image was taken with
the DIC technique which makes even small height differences visible. Since the deposition
temperature of 150°C was well below the temperature at which hillocks start to form, these
dots most likely originated from the film growth process.
Figure 3.29: SEM image of the 50 nm ALD
grown AO film. A large number of grains can
be seen in the surface. One of the grains is
magnified in the inset. It can be seen clearly
that the grain is sitting on top of the sur-
face and is not protruding from the aluminium
substrate.
The scanning electron microscope (SEM) image in Figure 3.29 clearly shows that the
black dots of the LM image are large grains seemingly on top of the film. In the inset
two different structures of the film are visible. In the upper left corner an aluminium
hillock can be seen through the film with a height well below 100 nm. The grain in the
lower right corner is substantially bigger and brighter which suggests a material with a low
conductivity. Because of a lack of further experimental data, the origin and composition of
the grains can only be speculated about. They most probably were Al2O3 hillocks formed
out of the existing aluminium hillocks in the electrode during the O3 oxidising pulse [106].
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Figure 3.30: Electrochemical IV characteristics of the 50 nm AO film (a) and the 50nm AO/HO
multi-layer (b). The different current levels from set to set were caused by a quirk of the poten-
tiostat.
Reducing the O3 feed time and increasing the flush time after the O3 purge would then
most probably reduce their size and density.
Comparing the pure AO film in Figure 3.28 (a) to the AO/HO multi-layer film (b) a
significantly lower grain density was observed even though the film was deposited at 250°C
instead of 150°C. Here, the HO layer probably protected the hillocks from growing further
making the resulting stack more robust.
The electrochemical IV characteristics of the pure AO film shown in Figure 3.30 (a)
are additional proof for this hypothesis. Apparently, the film covered the entire surface,
passivating it at low voltages, but its low quality lead to a degradation after a voltage 2.5V
was reached.
Much better results were obtained for the AO/HO multi-layer system as shown in Fig-
ure 3.30 (b). The film could stand 5V without permanent damage and broke when the
voltage was increased above 6V. The SEM also revealed some grains on the surface but
their density was very low (data not shown).
The capacitance of the multi-layer film was neither frequency nor voltage dependent as
can be seen in Figure 3.31. Also, no dependence on the top electrode size could be found
(data not shown). A dielectric constant of 11.5 could be calculated from the data which
was lower than the expected value of 18 because of the not yet optimised growth conditions
on aluminium. Because of its superior characteristics the AO/HO multi-layer was chosen
as a passivation for the CALIBUR chip.
After the deposition the passivation had to be removed from the bondpads. This was
done using Reactive Ion Beam Etching (RIBE) kindly provided by the Institute of Solid
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Figure 3.31: The capacitance of the AO/HO multi-layer shows (a) no frequency and (b) no
voltage dependence. The CV measurement was performed at a frequency of 100 kHz.
State Research 6, Research Centre Ju¨lich, Germany. The sensor array was protected with
a layer of photo resist structured in a preceding lithographical step.
The RIBE system (Ionfab300 plus, Oxford Instruments, Oxfordshire, UK) had a mass
spectrometer attached to it, with which the required etching time was measured. The
aluminium signal of the massspectrometer was the strongest as shown in Figure 3.32. After
etching for 320 s with the parameters presented in Table A.1 the aluminium bondpads were
reached.
Figure 3.32: This plot shows the signals
of the mass speedometer during the etch of
a 50 nm AO/HO multi-layer on a 10mm x
10mm test substrate. The aluminium sig-
nal (left axis) was strong in contrast to the
hafnium signal (right axis) which was only
very faint. The surface of five chips is needed
to have enough signal to stop the etching
reliably.
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3.3.2 Bonding and Chip Encapsulation
The chip packaging was, with some modifications, adapted from [23]. In a first step the
4.7mm x 4.7mm chip was glued onto a 120 pin Ceramic Pin Grid Array (CPGA) (SSN
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P/N: CPG12031, Spectrum Semiconductor Materials, Inc., San Jose, USA) using a flipchip
glue (Epo Tek H20E-PFC, Epoxy Technology, Billarica, USA). The chip was then bonded
(4523A digital wedge bonder, Kulicke and Soffa, Fort Washington, USA) with a 25µm
aluminium bond wire (Westbond, Anaheim, USA). The bond schematics and parameters
are described in Appendix A. Thirdly, a funnel made out of polydimethylsiloxane (Sylgard
182, Dow Corning, Midland, USA) was glued onto the chip with silicon glue (96-083, Dow
Corning). The funnel is shown in Figure 3.33 (a) together with the CPGA and the die.
The funnel opening of 1.7mm protected the sensor array in the centre of chip. The CPGA
cavity was surrounded by a glass ring with an inner diameter of 20mm and a height of
3mm. The glue was cured at 150°C for 1 h. The void between funnel and ring was filled
with the silicon glue after which the package was evacuated in vacuum and cured once
more at 150°C for 1 h. The finished package is shown in Figure 3.33 (b).
(a) (b)
Figure 3.33: (a) The package consisted of CPGA, funnel, die and glass ring. (b) Silicon glue
was used to protect the bond wires and to form a cavity together with the funnel.
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4 Experimental Setups
Wer misst, misst Mist!
(N.Wolters)
In this thesis, three different experimental setups were used. Firstly, a multi electrode
array (MEA) amplifier [107] was modified to function with a newly developed head stage
that allowed the bidirectional coupling with electrically active cells. Secondly, a system for
the analysis of the test structures on the CALIBUR chip, described in Section 3.2.4, was
developed. Thirdly, a readout and control system for the entire CALIBUR chips was built.
It combined a field programmable gate array (FPGA), an advanced microcontroller and
an eight channel analogue to digital converter (ADC) system into a versatile and compact
setup. In the following sections these three systems are described in consecutive order.
4.1 MEA Stimulation Setup
As described in the fundamentals chapter Section 2.3.3 an array of micrometer-sized metal
electrodes on an insulation surface is called MEA. A standard MEA package is shown in
Figure 4.1(a) together with a close-up of the 64 electrodes (b) and a single electrode in
further magnification (c). Because of the simple fabrication process [62] and the robust
package MEAs are the most commonly used extracellular sensors.
In addition to their recording ability, MEAs can also be used to stimulate cells electri-
cally [13, 14, 108]. For this purpose, an existing MEA amplifier was modified in the time
frame of this thesis to enable both the signal recording from and stimulation of electrically
active cells. The setup, illustrated in Figure 4.2, consisted of a head stage, containing
the pre-amplifiers and switches, the main amplifier, as well as a patch clamp amplifier
(EPC10, HEKA Elektronik Dr. Schulze GmbH, Lambrecht, Germany) and a personal
computer (PC).
In the head stage switches were included directly after 20 out of the 64 electrodes. The
control signals of the individual switches were routed to a decoder whose address bits were
controlled through a digital I/O interface (PCI-6503, National Instruments Corp., Austin,
USA). Via the switch an electrode could either be connected to the recording path, where
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Figure 4.1: The MEA package (a) has a size of (2.4 cm x 2.4 cm). An inner glass ring protects
the active area which consists of 64 individual electrodes (b) spaced 100µm apart. The entire
surface of the die is covered by a stack of silicon oxide and silicon nitride to protect the gold wires.
Only on top of the actual sensing electrodes (c) an opening is etched. The electrode on the right
has a diameter of 20µm. Images (b) and (c) were kindly provided by F.Sommerhage.
the signal was amplified 1000 times and sampled with a data acquisition (DAQ) board
(PCI-6071E, National Instruments), or it could be connected to the stimulation input. The
stimulation voltage was generated by the DAQ board when a trigger event was detected
from the digital I/O interface.
The same trigger was sent to the patch clamp amplifier that monitored the intracellu-
lar voltage of the cell being stimulated. The surrounding electrolyte was held at ground
potential by a Ag/AgCl electrode.
The transfer characteristics of the entire amplifier system was measured with a lock-
in amplifier (SR830 DSP, Stanford Research Systems, Sunnyvale, USA). It had a clear
bandpass behaviour as shown in Figure 4.3 with the -3 db points being at 0.25Hz and
1.9 kHz respectively. The position of the high frequency cut-off depended on the operational
amplifiers and the feedback circuits in which they were used. The low frequency cut-off
was purposely added in order to remove unwanted drift. The shape of the transfer curve
greatly depended on the state of the MEA (i.e. how often it had been cleaned and used in
Figure 4.2: Schematic of the modi-
fied MEA amplifier and the support-
ing systems. Only the central 16 as
well as the 4 corner electrodes were
contacted because of limited space on
the printed circuit board (PCB) in the
head stage. The setup is described in
the text.
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Figure 4.3: The frequency response
of the MEA amplifier with head stage.
The phase stays around zero between
the 3 dB points of the bandpass.
cell culture experiments).
4.2 Test Board for the 64 x 64 pixel CMOS array
In order to verify the function of the test circuits on the CALIBUR chip an open test
board as shown in Figure 4.4 was built. A 13 x 13 pin grid array (PGA) kit (3M, St.
Paul, USA) was used as a socket. An area in the centre of the socket covering 49 pins
was milled away to fit a peltier element topped of with a 2mm thick piece of thermally
conductive soft-silicone (KU-TXE200, Kunze Folien GmbH, Oberhaching, Germany). The
temperature was measured on both sides of the peltier element with the side facing the
silicon foil attached to an aluminium bottom plate. The temperature was controlled via
an analogue temperature controller, also placed on the test board.
All voltages were generated with 16Bit digital to analogue converters (DACs) (LTC2600,
Linear Technology, Milpitas, USA). The power supplies were also buffered to ensure a
stable current supply. Two microcontrollers were used to control the measurements. The
TINY-Tiger2 (Wilke Technology, Aachen, Germany), an advanced multitasking capable
microcontroller, acted as an interface between the low level hardware on the board and
the user. The available commands are listed in the Table 4.1 of Appendix B.1. Its digital
I/Os could be interfaced directly with the CALIBUR chip because they operated at 3.3V.
The TINY-Tiger2 (TT2) also controlled a high-speed microcontroller (DS89C420, Maxim
Integrated Products, Sunnyvale, USA), which was needed for the control of the fast digital
signals.
The output voltage for the VDDCO test (p. 57) was sampled with a 24Bit ADC (LTC2408,
Linear Technology). The digital signals for the inverter test (p. 57) were generated and
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Figure 4.4: Image of the test board used
to verify the test circuits on the CALIBUR
chip.
acquired by the TT2.
The single FG-PMOS transistor was read out using the circuit displayed in Figure 4.5.
In the first stage, the drain current of the transistor was converted into a voltage which was
then amplified 1x, 10x, 30x or 100x in the second stage depending on the switch closed via
the TT2 microcontroller. The current limit for the first stage was 1mA. In case of a slow
drift of the transistor, the voltage Vcomp could be set to compensate the output voltage of
the first stage to zero. This was needed for the detection of small voltage changes at the
sense capacitor.
Figure 4.5: Circuit for the readout of the
single FG-PMOS transistor. It was used for
the DC characterisation in electrolyte.
Csense
Vsource
+
10kW
2kW
20kW
60kW
200kW
+
2kW
2kW
Vdrain
-Vdrain
2kW
Vcomp
VFETout
TT2
The output voltage VFETout was sampled using the none referenced single ended ac-
quisition mode of a DAQ board (PCI-6071E, National Instruments) with the Aisense pin
connected to the ground of the test board [109].
For the test of the first amplification stage (p. 57) the high speed microcontroller was
used together with the TT2 setting both the analogue and the logical signals as shown in
Figure 4.6. At first, the power supplies (VDD, VDDCO, VSource) and the voltage controlled
current sources (VCCS) (V1, V2, and V3) were set. The digital signal AmpSet opened
the transmission gates inserted for ESD protection between the bondpads and the gates
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Figure 4.6: (a) Schematic of the signal routing for the test of the first amplification stage on
the CALIBUR chip with (b) the corresponding timing diagram. The signal from the chip was
buffered, amplified with a factor of two and sampled by the DAQ system. Latter was triggered
by the signal VMeasureTest. The DAQ system and the sine generator were not placed on the test
board.
of the VCCSs and stayed high for the entire measurement as shown in the timing diagram
(Figure 4.6 (b)). At the same time, Caltest and Coltest were set to high for the calibration
of the test pixel. The delay in the Coltest signal was introduced deliberately to safely trap
the charge on the FG. After the calibration and a user-defined pause twait the pixel was
selected for readout by setting Coltest and VMeasureTest to high. Latter signal was also used
to trigger a custom-made function generator, that deliverd a sine wave with an amplitude
between 10µV and 16mV to the input of the sense capacitor VInTest.
A program called Lapis was written in LabVIEW 8.2.1 (National Instruments Corp.,
Austin, USA) that controlled all the functionalities of the test board.
4.3 Measurement and Control System for the 64 x 64 pixel CMOS
array
The setup of the CALIBUR chip had to handle the complex stimulation, calibration, record-
ing, and visualisation procedures without introducing additional noise and with limited
hardware resources (i.e. memory, processor speed, transfer rates, etc). The goal was to
develop a modular system that hides the complex processes behind an easy-to-use inter-
face. The design and fabrication of the system and its software was done in very close
collaboration with the electronics workshop of the Institute of Bio and Nanosystems, and
the Central Institute for Electronics, Research Centre Ju¨lich, Germany.
Figure 4.7 illustrates the complete setup with its main components in a simplified
schematic. At the start of a measurement the controller in the head stage was programmed
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Figure 4.7: Flow chart of the
final measurement and control
system for the CALIBUR chip.
Controller
Temperature
Logic
Stim Rec
A
m
p
li
fi
er
B
u
ff
er
A
D
C
Pixel
Controller
Sine
Chip
Headstage
PC
Patch Clamp
Amplifier
Cell culture
U
S
B
S
o
ft
w
a
re
E
th
er
n
et
with all the relevant parameters through a universal serial bus (USB) interface. After a
software trigger was given by the user, the controller first adjusted the voltages for the
VCCSs in the on-chip amplifiers and the off-chip buffers. A sine voltage with an amplitude
of between 10µV and 16mV could be applied to the Ag/AgCl bath electrode as a test
signal. Once the optimal bias conditions had been found an actual measurement could
be performed with the bath electrode holding the electrolyte at a constant potential. The
controller selected the required pixels through the on-chip logic for stimulation, calibra-
tion and recording. It also triggered the ADC system at the appropriate moment during
the measurement. The collected data was sent to the PC through a local area network
(LAN) where it was formatted into a human readable form. A patch clamp amplifier was
integrated into the setup for monitoring the intracellular voltage of the cell under test.
The temperature was controlled by the same analogue controller as in the test board.
Further, the same socket with the integrated peltier element and silicon foil was used.
Finally, the readout circuit for the inverter chain and the single FG-PMOS were also
implemented in the head stage of the final measurement and control system.
As described previously in Section 3.2.2 the output current from the CALIBUR chip
had to be converted into a voltage and buffered. This happened in the head stage as
shown in Figure 4.7. The current to voltage converter is shown together with its transfer
characteristics in Figure 4.8. The low noise, high speed, operational amplifier AD829 (Ana-
log Devices, Norwood, USA) was compensated by a 5 pF capacitor to prevent the system
from becoming unstable. The simulation of the transfer characteristics was performed in
PSPICE (Cadence Design Systems Inc., San Jose, USA) with a current source delivering
a sine wave of 80µV amplitude with an offset of 800µV serving as input signal.
The controller, depicted as a single unit in Figure 4.7, was formed by a combination of
the TT2 microcontroller, described in the previous section, and a programmable sequencer
(Spartan 3 XC3S400-5PQG208C, Xilinx, San Jose, USA). This way, software and hardware
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Figure 4.8: The 8 output channels of CALIBUR were each connected to one of the current
to voltage converters as depicted in (a). The transfer curve of the converter with a differential
buffer (b) shows that the system is stable and allows a readout at high frequencies.
modules from the test board could be re-used, minimising the development effort. Through
the TT2 the VCCSs and the power supplies were set as illustrated in Figure 4.9. Also, the
readout and control of the single FG-PMOS, the I/O of the inverter chain and the opening
of the transmission gates with the AmpSet signal was handled by the TT2. The fast
digital signals for the column decoder (ColSel<0:5>), the multiplexers (MuxSel<0:7>),
the stimulation decoder (StimSelect<0:5>, InStimEn), the amplifier (VMeasure, CalI ),
and the output buffer (BufferOn) were controlled by the sequencer.
During the application of a stimulation pulse to a selected pixel, V1 and Vs had to be
turned off as shown in the stimulation simulation in Figure 3.9. This could be done either
by the sequencer with InStimEn set to high or with the TT2 with StimF set to high. The
latter option was included for testing purposes during the development. A hardware trigger
(StimEnTrig) for the timing of external instruments was also implemented.
Frequency and amplitude of the sine voltage, used to test the gain of the on-chip ampli-
fiers, were set by the TT2 and armed by setting BathStim to high. Once BufferOn was set
to high during the measurement the test signal was applied to the bath electrode. During
calibration and stimulation BufferOn was always set to low, keeping the bath at a constant
potential.
Both the sequencer and the TT2 were programmed with an 8Bit interface using an
FT2232D USB Chip (FTDI Chip, Glasgow, UK) in the 245 first in first out (FIFO) mode.
Details of the USB protocol are given in Appendix B.2.
The sequencer was implemented together with various control and status registers (also
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Figure 4.9: Schematic showing the work-sharing between the TT2 microcontroller and the
sequencer in the head-stage of the CALIBUR measurement and control system. Signals entering
or leaving the head sage are drawn with a dotted line. The schematic is not a circuit diagram
but a simplified flow chart for the visualisation of the signal routing.
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described in Appendix B.2) inside an FPGA (Spartan 3, Xilinx). It had a 40Bit x 2048
memory and a time resolution of 20 ns (i.e. the state of a signal line could change every
20 ns). Figure 4.10 shows how the signal lines of the CALIBUR chip were arranged in the
sequencer memory.
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Figure 4.10: Definition of the 40Bit sequencer data word.
Next to the CALIBUR signals 3 info bits , 12 repeat bits and 4 command bits were added.
The info bits have not been assigned any function and could be used as status bits for
the sequencer (i.e. stating in which mode: stimulation, calibration or measurement, the
sequencer was currently working). The repeat bits prolonged the time that the given signal
pattern was applied to the outputs. This was necessary since the memory would have filled
up quickly for signal durations of micro- or even milliseconds.
The contents of the command bits decided the meaning of the bits stored in the data
word. Table 4.1 lists the possible values.
Table 4.1: Meaning of the command bits in the sequencer data word.
CMD3:0 Meaning
0000 Normal output of the data word. Contents of Repeat0:11 gives the
duration of the pattern: 0=20 ns 1=40 ns, . . .
0001 Stimulation mode (2 word command)
1. Word Bit(39..16) as in normal mode; Bit(9..4) = InStimSelect5:0
2. Word Bit(39..16) gives the duration of the stimulation
duration = 40 ns+Repeat*20 ns
0010 Jump command
Repeat11:0 contains the address to which the jump is made
For the stimulation two words had to be entered into the sequencer memory. The first
contained the desired column and row whilst the second word gave the desired stimulation
duration.
Every sequencer program had to be terminated by a jump to a valid address. After
receiving the software trigger the sequencer repeated the sequence in its memory up to 232
times depending on the value of the cycle register described in Appendix B.2.
Bit 19 in the sequencer data word controlled the signal level of the trigger line going to the
ADC system. Because of its modularity and its versatility the ADwin-Prolight II (Keithley
Instruments, Cleveland, USA) was selected as the DAQ system of choice. It was equipped
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with a 300MHz Pro-CPU-T11-ENET processer and two 14 Bit ADC modules (PRO-II-
AIN-F-4/14), with 4 channels each. Every module had 256MB of on-board memory and
could acquire 40M samples per second. The input range of the ADC modules was changed
to ±3V in order to increase the resolution. Also, the external trigger mechanism was
upgraded, allowing the user to specify the number of samples recorded for every trigger
event. Finally, the internal clock of the ADC modules running at 50MHz was routed to
an output in the casing. This was done in case future modifications of the setup need to
synchronise with the sampling clock.
Figure 4.11: Timing diagram for the readout of the sen-
sor array on the CALIBUR chip. As an example the sec-
ond column (for the first column ColSel0:5 = 0) and four
rows are selected for readout. The signals vMeasure and
BufferOn are kept high for the readout of the next column.
ColSel0
vMeasure
MuxSel0
MuxSel1
MuxSel2
MuxSel3
TiggerADC
BufferOn
tsettleCol
tsettleRow tsample
The timing diagram for the measurement of one channel is given in Figure 4.11. After a
column was selected for readout the system was given a time tsettleCol to settle before the
multiplexers started to select one row after the other. Every row was active for the same
duration (tsample). After a short settling time (tsettleRow) the ADC system was triggered
and a predefined number of samples was acquired. For the measurements in this thesis
tsettleRow was always equal to half the sampling duration tsample.
The control software for the setup consisted of three components. First a program was
written in ADBASIC (Ja¨ger Computergesteuerte Messtechnik GmbH, Lorsch, Germany)
that controlled the data acquisition of the Adwin system. When more than one channel
was selected for readout it sorted the data into one vector for every channel. It also took
care of memory management on the ADwin system and handled the correct transmission
of the acquired data to the PC.
Secondly, a dynamic linked library (DLL) called CABUR (current version 1.0.2.8) was
written in C++. This DLL managed the programming of the controllers and provided
functions for the communication with the ADwin system. CABUR also generated the time
information for the acquired data vectors.
Thirdly, a program called Artus was created in LabVIEW (NI) that provided the graph-
ical user interface (GUI). This program created the sequencer pattern from the measure-
ment parameters entered by the user and used the functions provided by the CABUR DLL
to setup and start the measurement.
5 Device Characterisation
It aint over ’till the fat lady sings.
(Proverb)
The experimental work presented in the following chapter is subdivided into two parts. In
the first part, results obtained with the MEA stimulation setup described in Section 4.1
are presented. These experiments were performed to gain a basic understanding of the
single cell stimulation using simple metal electrodes. Their outcome influenced the design
of the high density bidirectional CMOS chip called CALIBUR, as previously described in
Chapter 3. The second part of this chapter contains the characterisation of CALIBUR
using the measurement and control systems described in Sections 4.2 and 4.3.
5.1 Single Cell Stimulation with MEAs
Rat embryonic cortical neurons were grown on MEAs and single cells stimulated success-
fully as shown in Figure 5.1.
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Figure 5.1: A cortical rat neuron DIV 5 situated on a planar gold electrode (a) was stimulated
by a biphasic voltage pulse (b). The intracellular potential of the cell was measured by a patch
clamp pipette (marked with white lines in (a)).
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The isolation of the embryonic neurons, the MEA cleaning and coating protocols as well
as the electrophysiological solutions used are described in Appendix C. The stimulation in
Figure 5.1 was performed with a biphasic voltage pulse with an amplitude of 0.5V. It was
applied to the planar gold electrode underneath the cell whilst the intracellular response
was measured by a patch clamp pipette. Prior to stimulation the cell was current-clamped
to -70mV. During the steep negative flank of the stimulation pulse, the attached membrane
was depolarised [74] leading to an opening of the ion channels and a subsequent elicitation
of an action potential. Increasing the delay between the start of the measurement and
the generation of the stimulation pulse caused the action potential to be delayed as well.
This clearly showed that the activity of the neuron was not spontaneous but caused by the
extracellular stimulation pulse.
5.2 Characterisation of the 64 x 64 pixel CMOS array
In the following sections a detailed characterisation of the CALIBUR chip is presented.
Visual analysis was performed by light microscopy and SEM. The electrical characterisation
was performed on the test structures and the active sensor array. The measured data is
compared to circuit simulations using the transistor models supplied with the design kit.
5.2.1 Microscopic Characterisation
Figure 5.2 (a) shows an optical micrograph of the CALIBUR chip.
(a) (b)
Figure 5.2: Images of the CALIBUR chip. In the optical micrograph (a) the sensor array (1),
amplifiers (2), and output buffers (3) can be seen. A large area of the chip was covered by metal
tiling (T). A more detailed view of the sensor pads is given in the (DIC) image (b).
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(a) DIC micrograph
(b) Layout drawing
Figure 5.3: Modified pixel and first part of the amplifier stage contacted separately for testing
purposes. The sense capacitor was replaced by a poly/poly capacitor (1). All digital signal lines
on the CALIBUR chip were connected to diodes (2) preventing damage to the gate oxide during
plasma processing. Substrate straps (3) were placed in regular distances to prevent latch up
and minimise the noise. Every pixel row was connected to a VCCS (4) and an amplifier stage
consisting of a feedback loop with a differential amplifier (5). The transistors in the differential
amplifier were created in the common centroid layout to minimise the effects of linear process
gradients [110].
Almost all parts of the chip that did not contain functional circuits were covered by metal
tiling (marked with T in Figure 5.2 (a)). This was necessary in order to ensure both
a homogenous etch and a homogenous chemical mechanical polishing (CMP) rate over
the wafer during the fabrication process. The thick vertical lines seen in the differential
interference contrast (DIC) enlargement of the sensor array (b) are power supply and digital
signal lines realised in the second metal layer. The thin hairlike lines are folds inside the
final 800 nm thick silicon nitride passivation. The large squares with rounded edges are the
metal3 pads serving as bottom electrodes of the sense capacitor. The small bright squares
are the 4.1µm x 4.1µm openings, etched together with the bond pads in one process step.
They defined the sensor area and had a pitch of 12.5µm.
The test amplification stage described in Section 3.2.4 was kept free of tiling and can be
seen in Figure 5.3 (a). The layout drawing is illustrated in (b) to aid a better comparison.
In order to investigate the shape of the silicon nitride passivation on the sensor pads a
focused ion beam (FIB) cut (1540XB CrossBeam, Carl Zeiss NTS GmbH, Oberkochen, Ger-
many) was performed through one of the pixels (Figure 5.4). The chip was post-processed
with two double layers of 10 nm Al2O3 and 15 nm HfO2 as described in Section 3.3.1 and
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Figure 5.4: Cross section through a pixel
in the sensor array etched using a FIB. An
anti reflective coating out of titanium nitride
(TiN) is visible as white layers on the alu-
minium interconnect layers (M1, M2, and
M3). The polysilicon gates (P) can be seen
just on top of the silicon die (Si). The tung-
sten plugs (W) connecting the different inter-
connect layers are also visible. The position of
the cross section inside a super pixel is marked
by the dashed line in Figure 3.10.
covered by about 20 nm of sputtered gold to prevent charging effects. Milling was performed
by a perpendicular beam of gallium ions and monitored by SEM. In order to prevent the
interdielectric layers in the milled surface from charging a 3 nm platinum layer was de-
posited after the FIB cut was finished. The SEM micrograph of the cross section shown
in Figure 5.4 was taken at an angle of 54 °. The sensor opening in the Si3N4 was slightly
under etched and did most probably not hinder the coverage with the high-k passivation.
Further, the Si3N4 adhered well to the underlying aluminium but the folds already visible
by the optical microscope, were signs of a less than perfect passivation.
In contrast to the silicon oxide inter metal dielectric (IMD), the final silicon nitride
passivation was not levelled by a CMP step. Although this resulted in large steps and
kinks on the surface, it did not hinder the cell growth negatively as shown in the SEM
micrograph in Figure 5.5.
(a) (b)
Figure 5.5: SEM micrograph of an embryonic rat neuron at 5 DIV (a) and a neurite (b) on
sensor pads of a post-processed CALIBUR chip.
Here, rat embryonic cortical neurons were cultured for 5 days in vitro (DIV) on a mixture
of poly(d)lysine and extracellular matrix (ECM)-proteins (pECM). The cells were then
fixated by glutaraldehyde, whilst the water was exchanged by acetone with an increasing
acetone concentration [111]. Instead of critical point drying, the samples were stored for
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approximately 2 hours until the acetone evaporated. Before the SEM images were taken,
the samples were sputtered with 20 nm gold as mentioned previously. Both the cell culture
and the fixation protocol are described in detail in Appendix C. The neurons grew nicely
on the sensor pads bridging large gaps with ease. This was also observed for individual
neurites as shown in Figure 5.5 (b).
The micrographs also show that the hafnium oxide surface was not toxic to the cells.
Electrophysiological activity was recorded from cells grown on the planar test structures
as already described in Section 3.3.1.
5.2.2 Electrical Characterisation
In the following sections, the performance of the test structures and the sensor array will
be described. The test structures were characterised both on fresh chips directly from
the factory and on post-processed chips. In case of the single FG-PMOS, the passivation
deposited during the post-process was needed to form the sense capacitor. For the other
test structures possible damages caused by the etching process, the chemical treatment,
or the temperature of the deposition process itself had to be assessed. The sensor array
was tested on chips coated with the ALD-grown Al2O3/HfO2 (AO/HO) multi-layer. All
measurements were either performed with the test board or the measurement and control
system described in 4.2 and 4.3, respectively.
The VDDCO Cell
Since no analogue I/O cells with ESD protection were included in the design kit, the VDDCO
cell was tested as a simple alternative. This cell was used as the analogue power supply to
the core and served as the simplest possible test structure. Figure 5.6 shows the simulated
and the measured output voltage of the VDDCO cell plotted against the input voltage.
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Figure 5.6: Plot showing the output voltage from
a VDDCO cell for varying input voltages. The mea-
surement was performed with the test board in a
dry environment. The characteristics of fresh and
post-processed chips were identical.
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Latter was swept from -1.7V to 3.3V. Simulation and measurement agreed well for pos-
itive bias voltages. As the bias voltage became negative a zener diode in the VDDCO cell
started to conduct current and the voltage at the output saturated. The difference between
simulation and measurement for negative biases might be caused by an insufficiently tested
model in the design kit or by process variations. Both are likely because the zener option
for ESD protection was only added quite recently to the AMIS0.5 process.
In sum, the VDDCO could be used as an analogue input cell with basic ESD protection,
as long as only positive input signals are used.
The Inverter Chain
The inverter chain, consisting of three unskewed inverters, was used to confirm the func-
tionality of the basic logical elements on the chip and to approximate the delay caused by
the package and the socket.
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Figure 5.7: (a) Measurement and (b) simulation of the inverter test chain, previously described
in Figure 3.19. The measurement was performed with the test board and an oscilloscope in a dry
environment. The characteristics of fresh and post-processed chips were identical.
From the measurement with the oscilloscope (TDS3034B, Tektronix, Beaverton, USA)
shown in Figure 5.7 (a), a signal delay of 5.3 ns was calculated. The oscillations in the
signal were caused by the capacitance of the test heads, which were placed as close to
the socket as possible. The corresponding simulation is shown in 5.7 (b) with the delay
amounting to 2.7 ns which included the output buffer (the effect from the input buffer was
negligible). From these results, the delay caused by the wire bond, the CPGA, and the
socket was calculated to around 2.6 ns.
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The Amplifier Stage
The signal path (Figure 3.16) from the sensor pixel through the amplifier to the output
buffer contained many transistors and possible sources of errors. The most important
part, consisting of the pixel and the amplifier up to the output from the feedback loop,
was therefore placed separately as shown in Figure 5.8 (a) and described previously in
Section 3.2.4.
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Figure 5.8: The amplifier test stage (a) was characterised by comparing the measured (i) and
the simulated (ii-iii) performance. The simulation was performed with two different minimum
conductances (Gmin) in the circuit. (ii) Gmin = 10−12 S and (iii) Gmin = 10−16 S. Plot (c) shows
the total leakage from the floating node marked in (a) for the two different simulations (ii) and (iii).
The measurement was performed with the test board in a dry environment. The characteristics of
fresh and post-processed chips were identical. The measurement parameters as well as a detailed
discussion are presented in the text.
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This was done so that the performance of the amplifier stage could be analysed indepen-
dently. Figure 5.8 (b) shows the normalised 1 response of the circuit to a 500Hz sine volt-
age with an amplitude of 5mV. The bias voltages were as follows: V1=1.4V, V2=0.675V,
V3=2.3V, and Vsource=3V. The calibration and wait time, as described previously in Fig-
ure 4.6, were both set to 610 ns.
The gain of around 5 was 20% lower than expected from the simulations performed
during the design process (shown in Figure 3.12). Also, the operating point (OP) of the
output in the measurement was around 1.3V whilst the simulations predicted around 1.1V.
These discrepancies were most likely caused by an incorrect calculation of the floating gate
potential in the simulation.
In order to verify this assumption the test amplifier was simulated with the same timing
and biasing voltages as described for the measurement above. Plot (ii) in Figure 5.8 (b)
shows the result obtained with the simulation parameters listed in Table 3.1. In contrast to
the measurement, the simulated signal showed a strong drift. This was caused by a drift in
the floating gate potential as shown in Figure 5.8 (c). This in turn was caused by a leakage
through the minimum conductances (Gmin), inserted by the simulation software over every
nonlinear device in order to facilitate convergence (one of these elements is shown in 5.8
(a)). Decreasing the size of these conductances to 10−16 S prevented the leakage current
from the FG node but the simulation tool now had difficulties determining the potential of
the node, resulting in an even stronger drift of the output signal. The readout procedure in
the simulations for the design process took no more than 10µs, which was at the beginning
of the long transient simulation performed for the test amplifier in Figure 5.8 (b)(ii). This
explaines the higher gain and the lower OP. At the point where both simulation and
measured data had the same OP (enlargement in Figure 5.8 (a)) the gains were almost
identical. At this point the potential of the FG was 1.23V.
Figure 5.9: A 1kHz sine wave with an amplitude
of 2.5mV was applied to the sensing capacitor of
the test pixel. Light that was shone onto the chip
caused a depletion of the charge on the FG thereby
changing the OP of the pixel. A subsequent cali-
bration step of 610 ns restored the charge and the
OP.
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The calibration procedure for the measurement transistor was also tested by introducing
an artificial leakage source. Since the amplification stage was not covered by metal, light
1Divided by the gain of the buffer on the test board (factor 5)
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shone directly onto the chip generated charge carriers in the biased drain region of the
calibration transistor M2 (Figure 3.20). This leakage current removed the charge stored
on the floating gate during calibration as shown in Figure 5.9. The subsequent calibration
step restored the charge and brought the pixel back into the desired operating point.
To summarise, it was shown that the amplifier worked satisfactorily even though gain
and operating points calculated during the design process differed of up to 20%. This was
caused by the leak from the FG through the minimum conductances. It was also shown
that a simulation without these conductances did not improve but worsen the situation.
For better simulation results, any future re-design has to be preceded by an in-depth
study of how to improve the convergence at floating nodes. This could for example be
done by manually placing the minimum conductances or by further optimising the various
simulation parameters. Finally, it was shown that the calibration mechanism was able to
restore the pixel to its required OP after charge had been lost at the FG.
The Single FG-PMOS
The FG-PMOS was identical to the measurement transistor inside the pixel array. It was
coated by the AO/HO multi-layer described on page 67. Its transfer and output character-
istics were measured by the CALIBUR measurement and control system in deionised water
and are shown in Figure 5.10 together with the respective simulated curves. Comparing
both, three things become obvious. Firstly, the measured drain current was much lower
than expected. Secondly, the threshold voltage varied for different drain-source voltages
which can be seen in the transfer characteristics. Thirdly, the output resistance of the
transistor in the saturated region was very small compared to the simulated data which
can be seen in Figure 5.10 (b).
The large difference in drain current could be explained by the fact that the capacitance
of the sense capacitor of about 33.6 fF was very close to the capacitance of the floating gate
(28.8 fF). The former value was so low because the dielectric constant of the ALD-grown
multi-layer was only 11.3. Since, the two capacitors were connected in a row the total
gate capacitance decreased to 15.6 fF thereby also decreasing the drain current according
to equations 2.6, 2.7, and 2.8 in Section 2.2.1.
In order to simulate this effect, the gate capacitance in the BSIM3V3 had to be changed.
Simply adding a capacitor in series with the gate did not suffice since the simulator cal-
culated the OP of the transistor by connecting the floating gate through the minimum
conductance Gmin with ground. This way, the additional capacitor was not taken into
consideration. A correct simulation would only be possible by changing the parameters of
the transistor model directly.
The threshold voltage shift was characterised by the shift in the contact point between
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Figure 5.10: Measured (solid line) and simulated (dotted line) transfer (a) and output (b)
characteristics of a single FG-PMOS (W=12µ, L=0.7µ). The measured drain current was lower
than predicted and the transistor showed a very low output resistance in the saturated operating
region
.
the measured transfer curves in Figure 5.10 (a) and the abscissa. This was most probably
caused by a potential change at the sense capacitor surface and the Ag/AgCl reference
electrode. Latter only held the potential of the electrolyte constant if it operated current-
less. Since the FG was protected during the post-process, its gate oxide most probably was
already damaged in the CMOS flow during the opening of the final nitride passivation, al-
lowing a leakage current to flow. The cause for the damage most probably was a charge-up
of the metal3 pad during the plasma etch of the sensor openings.
Further evidence hinting at a leak through the gate oxide was the large output resis-
tance in the saturated operating region which can be seen in the output characteristics in
Figures 5.10 (b) and 5.11.
Figure 5.11: Detailed output characteristics of the
FG-PMOS described in Figure 5.10 for gate-source
voltages above -1.32V. Compared to the simulated
curve the output resistance in the saturated region
is strongly decreased.
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For gate-source voltages VGS below -0.66V the drain current was zero indicating that
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the drain line on the chip was thoroughly passivated. For gate-source voltages smaller than
-0.66V the drain current was almost linearly dependent on the drain potential, indicating
that an ohmic connection between the drain area and a region with a lower potential had
been created. Since no saturation could be seen, as in the case of the simulated curve for
VGS=-0.99V, the source region could be eliminated as sink. Since the n-well strap was
connected to the source contact, keeping the bulk/drain diode closed, only a leak through
the gate oxide remained as a possible explanation. As the inversion channel underneath the
leaky oxide was formed for voltages below -0.66V, it created an additional current path,
leading to a drain potential-dependent rise in the drain current. This additional current
component lowered the output resistance, significantly.
To summarise, the transfer and output characteristics of a FG-PMOS covered by a
50 nm AO/HO multi-layer was measured in deionised water and compared to simulated
data. Because of the low sense capacitance, the total gate capacitance of the transistor
was lowered, resulting in a lower drain current than expected. Also, the gate oxide was
probably damaged during the opening of the sensor areas through the final silicon nitride
passivation. A leakage current through this damaged oxide changed the threshold voltage
and lowered the output resistance , significantly.
These results also implicate that the high-k multi layer on the CMOS chip was not as
insulating as on the test structures. Since all the chips used in this thesis were deposited
in one run, a possible process error could not be excluded. The most likely cause though,
was an insufficient passivation of the silicon nitride consistent with the results from the
characterisation of a single pixel in the sensor array as described in the following section.
One Pixel in the Sensor Array
In order to verify the functionality of the full CMOS chip together with the measurement
and control system, one pixel in the sensor array was selected, calibrated and read out.
A test signal of 333Hz was applied and the bias conditions were as follows: V1=1.4V,
V2=0.675V, V3=2.3V, V4=1.6V, and Vs=3. The duration of the calibration and sampling
time were both 80µs. The settling time for the amplifier was 1µs. The supply voltage Vi
of the current source in the head stage was 5V and the size of the compensation voltage in
the buffer was 2V. The response of the CALIBUR chip to a sine wave of 3.94mV applied
to the bath through the Ag/AgCl electrode is shown in Figure 5.12.
The leaky floating gate which was already seen for the single FG-PMOS in the previous
section caused the output signal to drift. The shape was comparable to the simulated
amplifier test (Figure 5.8) and to the calibration test 5.9. Several pixels could be selected
and read out with similar results. The bad signal quality at the output was caused by the
unshielded cables connecting the head stage of the measurement and control setup with
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Figure 5.12: Response of the CALIBUR
chip to a sine test signal with an amplitude
of 3.94mV and frequency of 333Hz. The in-
set is an enlargement of the main plot.
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the ADWin ADC system. Also, the effective sampling rate of 4.15 kHz in the measurement
of Figure 5.12 was too low. By decreasing the duration of the calibration and the sampling
time to 6µs a higher sampling rate of 243 kHz was achieved as shown in Figure 5.13.
The two plots show two consecutive recordings from the same pixel. The deterioration
of the signal amplitude was caused by leakage currents through the passivation on the
power supply lines of the chip. Nevertheless, the measurements gave proof for the full
functionality of the CALIBUR chip and showed the recording form electrically active cells
will be possible with the system once the passivation has been improved.
Figure 5.13: Two consecutively recorded re-
sponses of the CALIBUR chip to a sine test
signal with an amplitude of 2mV and a fre-
quency of 500Hz. The compensation voltage
of the output buffer in the head stage was
1.5V and 1.7V, respectively.
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To summarise, several pixels inside the sensor array were successfully selected, calibrated
and read out successfully. This proved both the functionality of the CALIBUR chip and
of the measurement and control system.
6 Conclusions and Outlook
To be without some of the things you want
is an indispensable part of happiness.
(Bertrand Russell)
In this work, a high density CMOS chip for the bidirectional coupling with electrogenic cells
was designed, fabricated, post-processed and successfully tested using a newly developed
measurement and control system. In addition, a setup for the single cell stimulation with
multi electrode arrays was developed and successfully tested with cortical rat neurons.
The CMOS chip called CALIBUR consisted of a 64 x 64 pixel array with every pixel
containing a PMOS floating gate measurement transistor, a sense capacitor, and two NMOS
pass transistors. Depending on the state of the latter two transistors, a selected number of
the 4096 pixels was either in the calibration mode, the recording mode, or the stimulation
mode.
Calibrating the measurement transistors was essential because the biological signals of
interest of around 1mV were lower than the threshold voltage mismatch of 4.6mV between
two matched transistors. By forcing a constant current through every selected measurement
transistor the drain current mismatch was lowered by a factor of 20 compared to the
uncalibrated case.
In the recording mode voltage changes at the sense capacitor were converted to drain
current changes of the measurement transistor, which in turn was read out by one of 64
on-chip amplifier stages. After decreasing the number of outputs to 8 via multiplexers,
the signal was further amplified and buffered through on-chip output stages. The overall
gain of 80mS for a 120 fF sense capacitor was linear for the expected input signal range of
±5mV.
In the stimulation mode a voltage pulse was applied to a single selected sense capacitor
in the array. For this, the on-chip amplifier stage was disconnected by a switch and the two
NMOS pass transistors in the pixel turned on, enabling the application of a stimulation
pulse through the floating gate without damaging the on-chip circuits.
The desired pixels were selected in the correct operating mode by a 6Bit column and a
6Bit row decoder. The digital and most of the analogue circuits operated with a supply
voltage of 3.3V. Only the 8 output buffers used a supply voltage of 5V in order to increase
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the output signal range. The design of all afore mentioned circuits was fully performed at
the transistor level without the incorporation of pre-designed library elements.
The AMIS0.5 process chosen for the fabrication of the chip had a minimum feature size
of 0.5µm, three aluminium metal layers and two polysilicon layers. The latter were used
to realise resistors and capacitors in the analogue process extension. The sense capacitors
were realised trough openings in the 800 nm thick silicon nitride passivation with the third
metal layer acting as the bottom plate. The dielectric was deposited in form of a thin film
in a subsequent post-process. The capacitors had a pitch of 12.5µm with the decoders and
amplifier stages pitch matched around the pixel array.
After the chip had been fabricated it was adapted for the use in a liquid environment.
First, the dielectric layer of the sense capacitors was deposited. Two different deposition
techniques and four material systems were investigated as possible candidates. A high-k
thin film was required, which had very low leakage currents and was deposited in a low
temperature process. Latter was needed because of the limited thermal budget of the chip
coming from the fab.
Firstly, a 42 nm BaTiO3/GdScO3 multi-layer layer stack grown by PLD was tested on
planar aluminium test structures. The IV characteristics recorded in a liquid electrolyte
with a potentiostatic measurement revealed a low leakage current around 30 nA/cm2 but
not a very good stability. The films degraded quickly with subsequent voltage sweeps and
broke at voltages below 2V. Also, the reproducibility of the results was not very good.
Finally, a dielectric constant of only 9.5 was measured instead of the expected value of
around 35. The main reason for these results were most probably less than optimal growth
conditions and the lack of a post-treatment as an annealing step. These aspects should
be investigated in future in order to find the true limitations for this material and its
deposition technique.
Secondly, 50 nm TiO2 and Al2O3 thin films as well as a Al2O3/HfO2 multi-layer system
were grown by ALD. TiO2 showed an extremely high leakage current which was caused by
uncovered patches of aluminium. The Al2O3 film showed a good stability up to around
2.5V with a good reproducibility. The Al2O3/HfO2 multi-layer had an even greater break-
through strength, showing no significant increase in leakage current up to 6V. The dielectric
constant had a value of around 11.5 and was voltage- and frequency- independent. The
expected value of 18 was not achieved because of non-ideal growth conditions on aluminium.
Because of its superior qualities the Al2O3/HfO2 multi-layer system was deposited on
the CALIBUR chips. After removing the film from the bond pads in an ion beam etch
step, the chips were bonded and encapsulated with a biocompatible silicone glue.
The final measurement and control system evolved out of a simpler ad hoc test sys-
tem which was used to analyse the test structures on the CALIBUR chip. A high speed
sequencer combined with an advanced multitasking capable microcontroller formed the
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central control unit of the system. The measurement parameters were sent to the con-
trollers using a software bundle and then the system performed the required experiment
autonomously.
A detailed analysis of the various test structures, the sensor array as well as the amplifier
and buffer circuits was performed. Pixels in the sensor array were selected, calibrated and
read out successfully. It was shown that for the dry test circuits simulation and measure-
ment were in very good agreement. The experiments performed in a liquid environment
revealed that the Al2O3/HfO2 multi-layer was not as insulating on the chip as it had been
in the planar aluminium test structure. Also, the opening of the sense capacitor holes in
the final nitride passivation must have damaged the gate oxide already during the CMOS
process. This resulted in a lower output resistance than expected for the measurement
transistors.
In all, this work forms a good foundation for a reliable, high-density CMOS chip for the
bidirectional coupling with electrogenic cells. Since the on-chip circuitry and the measure-
ment and control system are both fully functional, the main focus of future work should
first and foremost lie on improving the high-k passivation. Both, the ALD and the PLD
growth technique show a great potential and the optimisation of the process parameters
and the incorporation of an annealing step into the post-process should improve the film
quality significantly. Finally, if a re-design is to be made, a lower sensor pitch and a higher
amplification are surely possible now that the simulations during the first design process
have been compared to actual measurements.
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A Post-processing and Packaging
The etching of the AO/HO multi-layer was performed with the following parameters:
Table A.1: Parameters for the RIBE using the Ionfab300 plus (Oxford Instruments, Oxfordshire,
UK).
Pressure 9.88 · 10−4mbar
ICP Power 165W
Beam Current 125mA
Acceleration Voltage 635V
Neutrolisation Current 150mA
Argon Flow Rate 10 sccm
The chip was then bonded with the 4523A digital bonder (Kulicka and Soffa, Fort Wash-
ington, USA) and a 25µm aluminium bond wire (Westbond, Anaheim, USA) using the
bond parameters listed in Table A.2. The first bond was always placed on the CPGA and
the second bond on the chip. The bond diagram is shown in Figure A.1
Table A.2: Bond parameters. The values were stored as programm 66 inside the bonder.
First Bond Second Bond
Search 1.37 0.86
Power 1.88 2.11
Time 3.5 4.0
Force 3.4 3.4
Step 2.0 -
Kink 1.2 -
Rev 3.0 -
Yspeed 1.5 -
Loop 1.7 -
Tail - 2.9
Tear - 4.2
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Figure A.1: The bond diagram for the CALIBUR chip together with the names of all the I/O
cells. The black stripes on the right indicates the border cells are connected. The mark on the
lower left of the chip corresponds to the mark on the CPGA.
B Details to the Measurement Systems
B.1 Test Board
The TT2 controller on the test board served as an interface between the low level hardware
and the user. The following commands were implemented:
Table B.1: Commands accepted by the TT2 controller on the CALIBUR test board. The
numbers in the square brackets give the allowed range. The commands marked with a * can be
turned into a readout command by prefixing them with a capital G. Every command is terminated
by a semicolon. If the TT2 has understood the command it returns a“>”, if not a“?>” is returned.
*V[1-3]:[0-3.3]; Sets the voltage of the VCCS on the calibur chip.
DACMOD:[1-3]; Mode for DAC update: 1=Write to register 2=Update
register 3=Write directly
DACVUP:[1-3]; Write register content of DAC to ouput: 1=DAC1
2=DAC2 3=All.
*VSV:[-3.3-3.3]; Voltage of Vsource
*VDV:[-3.3-3.3]; Voltage of Vdrain
*STESTPAD:[-3.3-3.3]; Voltage of ATestPad
*VDD:[0-3.3]; Voltage of digital power supply
*VDDCO:[0-3.3]; Voltage of analogue power supply
*VDDA:[0-5]; Voltage of power supply for the output buffers
*VS:[0-3.3]; Voltage at the source of the measurement transistors
VCOMP:[-5-5]; Compensation voltage for single PMOS readout
SETTEMP:[0-5]; Voltage representing the desired chip temperature
GTEMP; Returns chip and case temperature
INVT:[0,1]; Set input of test inverter and returns its output
SLED:[0-7]; Light emitting diode (LED) control: 1=green, 2=yellow,
4=red
*VERST:[1-4]; Single PMOS amplification factor: 1=1, 2=10, 3=30,
4=100
AMPSET:[0,1]; Transmission gates in front of the VCCSs on the chip: :
0 = off 1 = on
B.2 CALIBUR Measurement and Control System
With the USB interface 8Bits could be written or read out in parallel. Since the registers
could be up to 32 Bits wide and the sequencer memory was 40 Bit wide the following
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protocol was used:
Table B.2: USB Protocol for the communication with the FPGA.
Data byte Configuration Meaning
1 10raaaaa Bit 7..6 = 10 = Start of package
Bit 5; 0 = Read / 1 = Write
Bit 4..0 Address of the register
2 0ddddddd Bit 7 = 0
Bit 6..0 Data
3 0ddddddd Bit 7 = 0
Bit 6..0 Data
4 0ddddddd Bit 7 = 0
Bit 6..0 Data
5 0ddddddd Bit 7 = 0
Bit 6..0 Data
6 0ddddddd Bit 7 = 0
Bit 6..0 Data
7 111ddddd Bit 7..5 = 111 = End of package
Bit 4..0 Data
In addition to the sequencer, several registers were implemented in the FPGA serving
as control bits. All the available registers are listed in the following table:
Table B.3: Registers of the FPGA
Address Register Bits R/W Meaning
0 Ident 16 R Identification register; upper 8 Bits
contain the hardware version, lower 8
Bits the software version (currently 1.0)
1 Control 16 R/W Control Register:
Bit 0: The bit is reset automatically.
0 = Initial state, the sequencer
can be read and written to.
1 = Soft reset
Bit 1: 0 = Sequencer stopped, wait-
ing, READY = 1
1 = Sequencer started,
READY = 0
Bit 2: 1 = LED A dimmed
1 = LED A fully on
2 Status 16 R Status information
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Bit 0: Bit 0 of the control register
Bit 1: State of the READY signal
Bit 2: Sequencer data word bit 16
Bit 3: Sequencer data word bit 17
Bit 4: Sequencer data word bit 18
3 MemStartAdr 11 R/W Address from where the memory should
be written. After reading from or writ-
ing to the MemData register this regis-
ter is incremented automatically.
4 MemData 40 R/W Access to this address writes or reads
a data set from the sequencer memory
and increments the MemStartAdr.
5 Cycles 32 R/W Gives the number of recurrences of the
sequence (0=1x, 1=2x,...)
6 joint test action group (JTAG) inter-
face
The commands used for the TT2 controller in the CALIBUR measurement and control
setup are listed in the following table:
Table B.4: Commands accepted by the TT2 controller in the CALIBUR control and measure-
ment setup. The numbers in the square brackets give the allowed range. The commands marked
with a * can be turned into a readout command by prefixing them with a capital G. Every com-
mand is terminated by a semicolon. If the TT2 has understood the command it returns a “>”, if
not a “?>” is returned.
FREQ1:[0-5 · 106]; Frequency of test signal in Hz
MAX1:[0..4096]; Gain of the DAC used for the test signal
PHAS1:[0-359]; Phase of the test signal
*V[1-4]:[0-3.3]; Voltage of the VCCS on the calibur chip
*DACMOD:[1-3]; Mode for DAC update: 1=Write to register 2=Update
register 3=Write directly
DACVUP:[1-4]; Write register content of DAC to ouput: 1=DAC1
2=DAC2 3=DAC3 4=ALL.
*VSV:[-3.3-3.3]; Voltage of Vsource
*VDV:[-3.3-3.3]; Voltage of Vdrain
*VDD:[0,1]; Digital power supply: 0 = off 1 = on
*VDDCO:[0,1]; Analogue power supply: 0 = off 1 = on
*VDDA:[0,1]; Power supply for the output buffers: 0 = off 1 = on
*VS:[0-3.3]; Voltage at the source of the measurement transistors
VCOMP:[-5-5]; Compensation voltage for single PMOS readout
SETTEMP:[0-5]; Voltage representing the desired chip temperature
GTEMP; Returns chip and case temperature
INVT:[0,1]; Set input of test inverter and returns its output
SLED:[0-7]; Light emitting diode (LED) control: 1=green, 2=yellow,
4=red
*VERST:[1-4]; Single PMOS amplification factor: 1=1, 2=10, 3=30,
4=100
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*AMPSET:[0,1]; Transmission gates in front of the VCCSs on the chip:
0 = off 1 = on
*BADSTIM:[0,1]; Master for test signal: 0 = locked 1 = FGPA controls
test signal
STIMEN:[0,1]; Sets the head stage into stimulation mode: 0 = FGPA
controls state 1 = stimulation is turned on
START; Unused signal which can be used to start the sequencer
via a hardware trigger.
READY; Returns the state of the sequencer’s READY register.
*UI:[0-5]; Voltage of the current sources in the I/V converters of
the head stage.
*COMPOUT:[-5-5]; Compensation of the current sources in the I/V convert-
ers of the head stage.
VERSION; Returns the version of the program currently loaded into
the TT2.
The amplitude of the test signal depended on the gain set for the DAC used to generate
the signal. A calibration curve was measured with a lock-in amplifier (SR830 DSP, Stanford
Research Systems, Sunnyvale, USA): amplitudePP = 3.94 · 10−6 * gain + 7.34 · 10−6. The
gain had a value between 1 and 4096 as shown in Table B.4.
C Chemicals, Protocols, and Buffer Solutions
C.1 Chemicals for Cell Culture
Acetone Sigma-Aldrich Chemie GmbH, Taufkirchen, Germany
B27 No. 17504-044 Invitrogen GmbH, Karlsruhe, Germany
CaCl2 Sigma-Aldrich Chemie GmbH
ECM No. E1270, Sigma-Aldrich Chemie GmbH
EGTA No. E3889, Sigma-Aldrich Chemie GmbH
Glucose Sigma-Aldrich Chemie GmbH
HBSS (+Ca2+,+Mg2+) No. 14180-046, Invitrogen GmbH
HBSS (-Ca2+,-Mg2+) No. 14060-040, Invitrogen GmbH
HEPES Sigma-Aldrich Chemie GmbH
KCl Sigma-Aldrich Chemie GmbH
KH2PO4 Carl Roth GmbH, Karlsruhe, Germany
L-Glutamine No. G7513, Sigma-Aldrich Chemie GmbH
Na-ATP No. A6419, Sigma-Aldrich Chemie GmbH
NaCl Sigma-Aldrich Chemie GmbH
Na-Gluconate Sigma-Aldrich Chemie GmbH
NaHCO3 Merck KGaA, Darmstadt, Germany
NaHPO4 Carl Roth GmbH
Neurobasal Medium Invitrogen GmbH
MgCl2 Sigma-Aldrich Chemie GmbH
Ploy(D)Lysin No. P6407, Sigma-Aldrich Chemie GmbH
C.2 Protocols
Cell Isolation
Rat embryonic cortical neurons were obtained as described by Brewer et al. [112]. Briefly,
embryos were gained from pregnant CD rats at 18 days gestation. Cortices were dissected
from the embryonic brains; cells were mechanically dissociated by trituration in Hank’s Bal-
anced Salt Solution (HBSS) (without Ca2+ and Mg2+), 0.035% sodium bicarbonate, 1mM
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sodium pyruvate, 10mM HEPES, 20mM glucose, pH 7.4 with a firepolished silanised pas-
teur pipette. Two volumes HBSS (with Ca2+ and Mg2+) 0.035 .% sodium bicarbonate,
1mM pyruvate, 10mM HEPES, 20mM glucose, pH 7.4 were added. For 3min, nondis-
persed tissue was allowed to settle; the supernatant was centrifuged at 200 g for 2min. The
pellet was resuspended in 1mL of Neurobasal Medium, 1X B27, 0.5mM L-Glutamine per
hemisphere isolated. An aliquot was diluted 1:1 with trypan blue and dyeexcluding cells
were counted in a Neubauer counting chamber. The remaining cells were diluted in NB
medium with the above supplements and plated onto the substrates at a density of 20 000
cells per cm2. Half of the medium was changed every 3-4 days.
MEA Cleaning and Coating
The cleaning procedure was adapted from [23] with slight modifications. Firstly, the re-
mains from previous cell cultures were mechanically removed from the MEA by rubbing the
surface with cotton buds soaked in ethanol (70%). The MEA’s surface was then cleaned by
sonication in a detergent solution (2% v/v Hellmanex, Helma GmbH, Mu¨llheim, Germany)
for 3min. The detergent was removed by desalted and sterile filtered (Milli-Q®) water and
the chip surface was sonicated in Milli-Q®water for 3min. The surface was then cleaned
and activated (formation of OH groups at the surface) by applying 25% (v/v) sulfuric acid
solution at 80◦C for 30min. Finally, the acid was removed, the chips once more cleaned
with Milli-Q®water and covered with ethanol (70%) for 10min for sterilisation.
In order to promote adhesion of the neural cells to the substrate the MEAs were pre-
treated with a mixture of poly(d)lysine and extracellular matrix (ECM)-proteins (pECM)
in a ratio of 1:100 dissolved in HBSS (-Ca2+,-Mg2+) for 1 h.
Cell Fixation
The preparation of cultured neural cells for the SEM was adapted from [111] with slight
modifications:
 Rinsing with 37◦C warm phosphate buffered saline (PBS) (2x)
 Fixation with 1% (v/v) glutaraldehyde in HEPES buffer (pH 7.3 adjusted with
NaOH) for 12 h
 Rinsing with Milli-Q®(2x)
 Dehydration with an increasing acetone concentration (30%, 50% for 10min; 70%
over night; and 90%, 95%, 100% for 10min);
 Deposition of 10-20 nm gold by sputtering
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C.3 Buffer Solutions
Phosphate Buffered Saline (PBS)
Reagent Concentration
NaCl 137mM
KCl 2.7mM
Na2HPO4 8.1mM
KH2PO4 1.47mM
Reagents dissolved in H2O (bidest). Adjusted to pH 7.4.
Extracellular Patch-Clamp Solution
Reagent Concentration
KCl 5mM
NaCl 150mM
MgCl2 1mM
HEPES 10mM
CaCl2 2.5mM
Glucose 10mM
Reagents dissolved in H2O (bidest). PH 7.4 adjusted with 1mM NaOH.
Intracellular Patch-Clamp Solution
Reagent Concentration
Potassium gluconate 125mM
KCl 20mM
CaCl2 0.5mM
HEPES 10mM
EGTA 5mM
Na-ATP 4mM
Reagents dissolved in H2O (bidest). PH 7.4 adjusted with 1mM KOH.
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D Abbreviations
AA active area
ADC analogue to digital converter
AFM atomic force microscopy
ALD atomic layer depostion
AMIS American Microsystems Semiconductor
B bulk
CE counter electrode
CMOS complementary metal oxide semiconductor
CMP chemical mechanical polishing
CNS central nervous system
CPGA ceramic pin grid array
D drain
DAC digital to analog converter
DAQ data acquisition
DIC Differential Interference Contrast
DRAM Dynamic Random Access Memory
DRC Design Rule Checking
DLL dynamic linked library
EEC electrical equivalent circuit
EPSP excitatory postsynaptic potential
ESD electrostatic discharge
FET field-effect transistor
FG floating gates
FIB focused ion beam
FPGA field programmable gate array
G gate
GCS Gouy-Chapman-Stern model
GUI graphical user interface
IC integrated circuit
IMD inter metal dielectric
IMEC Interuniversity MicroElectronics Center
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IPSP inhibitory postsynaptic potential
ISFET ion sensitive field-effect transistor
IST Information Society Technologies
ITO indium tin oxide
LM light microscopic
LOCOS local oxidation of silicon
LVS layout versus schematics
MEA multi electrode array
MIE metal insulator electrolyte
MIM metal insulator metal
MOSFET metal oxide semiconductor field-effect transistor
MTA multi transistor array
NMOS negative channel metal oxide semiconductor
OHL outer Helmholtz layer
OP operating point
PBS Phosphate Buffered Saline
PC personal computer
PEX parasitic element extraction
PC personal computer
PCB printed circuit board
PGA pin grid array
PLD pulsed laser deposition
PMOS positive channel metal oxide semiconductor
PMS peripheral nervous system
PBL poly buffered LOCOS
RBS Rutherford Backscattering
RE reference electrode
RIBE Reactive Ion Beam Etching
S source
SEM scanning electron microscope
SPICE Simulation Program with Integrated Circuit Emphasis
SRAM static random access memory
TT2 TINY-Tiger2
USB universal serial bus
VCCS voltage controlled current source
WE working electrode
CG Gouy capacitance
111
cgs gate-source capacitance
CH Helmholtz capacitance
CJM capacitance of the junction cell membrane
cM specific membrane capacitance
Cox gate oxide capacitance per unit area
Csense capacitance of the sensing area
Ei equilibrium potential for ion i
E0i reversal potential of ions i in the bulk solution
EJ0i reversal potential of ions i in the cleft
F Faraday constant
gM specific membrane conductivity
gm transconductance
Gi conductivity for ion i
GJ seal conductance
GJMi conductivity of the junction membrane for ions i
id small-signal drain current
[i]in/out ion concentration on the inside / outside of a cell
ID drain current
IM current through cell membrane
k′ material constant of MOS transistor
L gate length
LD Debye length
Pi permeability for ion i
Qt charge stored in transistor channel
ro small-signal output resistance
R gas constant
tox thickness of gate oxide
T temperature
vgs small-signal gate-source voltage
VA early voltage
VM cell membrane potential
VDD digital power supply voltage
VDDCO analogue core supply voltage
VDS large-signal drain-source voltage
VGS large-signal gate-source voltage
Vin input voltage of a circuit
VJ junction potential
Vout output voltage of a circuit
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VSB large-signal bulk-source voltage
VSS digital ground
VSSCO analogue core ground
VT threshold voltage
VT0 threshold voltage if VSB = 0
W gate width
zi valence of ion i
εox dielectric constant of gate oxide
µn electron mobility
λ channel-length modulation parameter
γ bulk threshold parameter
φF surface potential at strong inversion
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